Inrush current limiting circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5010293
SERIAL NO

07439596

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An inrush current limiting circuit in accordance with the principles of the present invention limits initial current flow to a highly initially reactive power load. The current limiting circuit comprises a plug in connection to a power source and two conductor paths leading from the plug in connection. A power FET has a source element to drain element path in series with one of the conductor paths and has a gate connection. A bipolar transistor is connected to shunt the gate element of the power FET to the potential at its source element when the bipolar transistor is conducting, thereby to limit the current passing through the power FET. A sense resistor is in series with one of the conductor paths for controlling a base element of the bipolar transistor to cause it to conduct when current through the sense resistor exceeds a predetermined amount. The bias resistor is connected to the gate element of the power FET normally to bias it into full conduction between the source and drain elements when the bipolar transistor is not conducting.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ERICSSON RAYNET, A DE GENERAL PARTNERSHIP;RAYNET CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ellersick, William F Redwood City, CA 9 170

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation