US Patent No: 5,036,473

Number of patents in Portfolio can not be more than 2000

Method of using electronically reconfigurable logic circuits

2 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
QUICKTURN DESIGN SYSTEMS, INC.SAN JOSE, CA15

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Batcheller, Jon A Newberg, OR 10 750
Butts, Michael R Portland, OR 44 1675

Cited Art

Patent Info (Count) # Cites Year
 
FREESCALE SEMICONDUCTOR, INC. (3)
4,868,419 Gated transmission circuit (on-chip) 13 1986
4,935,734 Semi-conductor integrated circuits/systems 145 1986
4,829,202 Semiconductor integrated bipolar switching circuit for controlling passage of signals 10 1987
 
XILINX, INC. (3)
4,642,487 Special interconnect for configurable logic array 396 1984
4,706,216 Configurable logic element 473 1985
4,758,985 Microprocessor oriented configurable logic element 252 1986
 
ATMEL CORPORATION (1)
4,700,187 Programmable, asynchronous logic cell and array 138 1985
 
BANK SOUTH, N.A. (1)
4,949,275 Semiconductor integrated circuit device made by a standard-cell system and method for manufacture of same 52 1985
 
Bell Telephone Laboratories, Incorporated (1)
4,908,772 Integrated circuits with component placement by rectilinear partitioning 135 1987
 
GTECH (1)
4,724,307 Marked card reader 62 1986
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,703,435 Logic Synthesizer 154 1984
 
ITT CORPORATION (1)
4,722,084 Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits 61 1985
 
MENTOR GRAPHICS CORPORATION (1)
4,744,084 Hardware modeling system and method for simulating portions of electrical circuits 129 1987
 
RACAL RESEARCH INC. (1)
4,768,196 Programmable logic array 54 1986
 
RICA CORPORATION, A CORP. OF DE (1)
4,815,003 Structured design method for high density standard cell and macrocell layout of VLSI chips 143 1987
 
ZORAN CORPORATION (1)
4,786,904 Electronically programmable gate array having programmable interconnect lines 166 1986
 
Other [Check patent profile for assignment information] (1)
4,849,928 Logic array programmer 41 1987

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
CADENCE DESIGN SYSTEMS, INC. (41)
5,475,830 Structure and method for providing a reconfigurable emulation circuit without hold time violations 88 1992
5,680,583 Method and apparatus for a trace buffer in an emulation system 68 1994
5,551,013 Multiprocessor for hardware emulation 110 1994
5,448,496 Partial crossbar interconnect architecture for reconfigurably connecting multiple reprogrammable logic devices in a logic emulation system 93 1994
5,477,475 Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus 59 1994
5,649,167 Methods for controlling timing in a logic emulation system 25 1995
5,644,515 Hardware logic emulation system capable of probing internal nodes in a circuit design undergoing emulation 38 1995
5,821,773 Look-up table based logic element with complete permutability of the inputs to the secondary signals 44 1995
5,819,065 System and method for emulating memory 38 1996
5,822,564 Checkpointing in an emulation system 25 1996
5,886,904 Latch optimization in hardware logic emulation systems 11 1996
5,841,967 Method and apparatus for design verification using emulation and simulation 66 1996
5,920,712 Emulation system having multiple emulator clock cycles per emulated clock cycle 44 1996
6,570,404 High-performance programmable logic architecture 10 1997
6,141,636 Logic analysis subsystem in a time-sliced emulator 14 1997
5,887,158 Switching midplane and interconnecting system for interconnecting large numbers of signals 53 1997
5,884,066 Method and apparatus for a trace buffer in an emulation system 17 1997
5,960,191 Emulation system with time-multiplexed interconnect 74 1997
5,943,490 Distributed logic analyzer for use in a hardware logic emulation system 63 1997
5,970,240 Method and apparatus for configurable memory emulation 45 1997
5,940,603 Method and apparatus for emulating multi-ported memory circuits 47 1997
6,289,494 Optimized emulation and prototyping architecture 40 1997
6,058,492 Method and apparatus for design verification using emulation and simulation 31 1998
6,377,912 Emulation system with time-multiplexed interconnect 60 1999
6,697,957 Emulation circuit with a hold time algorithm, logic analyzer and shadow memory 21 2000
6,446,249 Emulation circuit with a hold time algorithm, logic and analyzer and shadow memory 52 2000
7,672,827 Method and system for simulation of analog/digital interfaces with analog tri-state ioputs 1 2000
6,625,793 Optimized emulation and prototyping architecture 9 2001
6,865,726 IC layout system employing a hierarchical database by updating cell library 19 2002
7,739,097 Emulation system with time-multiplexed interconnect 4 2002
6,681,377 Timing resynthesis in a multi-clock emulation system 7 2002
7,440,884 Memory rewind and reconstruction for hardware emulator 2 2003
7,260,794 Logic multiprocessor for FPGA implementation 8 2003
7,738,398 System and method for configuring communication systems 0 2004
7,739,093 Method of visualization in processor based emulation system 1 2005
7,555,424 Method and apparatus for rewinding emulated memory circuits 0 2006
7,577,558 System and method for providing compact mapping between dissimilar memory systems 1 2006
8,352,235 Emulation of power shutoff behavior for integrated circuits 0 2007
8,108,194 Peak power detection in digital designs using emulation systems 2 2008
8,145,469 System and method for providing compact mapping between dissimilar memory systems 0 2009
7,937,258 System and method for providing compact mapping between dissimilar memory systems 0 2009
 
ALTERA CORPORATION (20)
6,294,928 Programmable logic device with highly routable interconnect 24 1997
6,182,247 Embedded logic analyzer for a programmable logic device 93 1997
6,184,706 Logic device architecture and method of operation 6 1998
6,181,162 Programmable logic device with highly routable interconnect 32 1998
6,389,558 Embedded logic analyzer for a programmable logic device 124 2000
6,414,514 Logic device architecture and method of operation 5 2000
6,492,834 Programmable logic device with highly routable interconnect 38 2001
6,754,862 Gaining access to internal nodes in a PLD 36 2001
6,704,889 Enhanced embedded logic analyzer 105 2002
6,971,083 Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions 24 2002
7,036,046 PLD debugging hub 1 2002
7,076,751 Chip debugging using incremental recompilation 16 2003
7,539,900 Embedded microprocessor for integrated circuit testing and debugging 3 2003
7,206,967 Chip debugging using incremental recompilation and register insertion 5 2004
7,415,692 Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions 3 2005
7,317,332 Interconnection and input/output resources for programmable logic integrated circuit devices 5 2005
8,000,954 FPGA emulation system 0 2006
7,530,046 Chip debugging using incremental recompilation 3 2006
7,492,188 Interconnection and input/output resources for programmable logic integrated circuit devices 3 2007
7,839,167 Interconnection and input/output resources for programmable logic integrated circuit devices 1 2009
 
MENTOR GRAPHICS CORPORATION (17)
5,414,638 Programmable interconnect architecture 28 1992
5,544,069 Structure having different levels of programmable integrated circuits interconnected through bus lines for interconnecting electronic components 32 1993
5,400,262 Universal interconnect matrix array 54 1993
5,504,354 Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits 33 1994
5,661,409 Field programmable printed circuit board 24 1995
5,854,752 Circuit partitioning technique for use with multiplexed inter-connections 35 1996
5,654,564 Interconnect structure with programmable IC for interconnecting electronic components, including circuitry for controlling programmable IC 48 1996
5,973,340 Interconnect substrate with circuits for field-programmability and testing of multichip modules and hybrid circuits 45 1997
6,160,276 Double-sided programmable interconnect structure 9 1999
7,379,859 Emulator with switching network connections 1 2001
7,386,833 Polymorphic computational system and method in signals intelligence analysis 37 2003
7,924,845 Message-based low latency circuit emulation signal transfer 1 2003
7,587,649 Testing of reconfigurable logic and interconnect sources 0 2003
7,305,633 Distributed configuration of integrated circuits in an emulation system 0 2003
8,352,242 Communication scheme between programmable sub-cores in an emulation environment 0 2007
8,108,198 Memory tracing in an emulation environment 2 2007
8,346,530 Logic design modeling and interconnection 0 2009
 
RICHTER, THOMAS, MR. (17)
7,996,827 Method for the translation of programs for reconfigurable architectures 3 2002
8,429,385 Device including a field having function cells and information providing cells controlled by the function cells 0 2002
8,281,108 Reconfigurable general purpose processor having time restricted configurations 0 2003
8,127,061 Bus systems and reconfiguration methods 0 2003
8,156,284 Data processing method and device 2 2003
7,844,796 Data processing device and method 2 2004
8,301,872 Pipeline configuration protocol and configuration unit communication 0 2005
7,822,881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 2 2005
8,250,503 Hardware definition method including determining whether to implement a function as hardware or software 0 2007
8,156,312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7,840,842 Method for debugging reconfigurable architectures 0 2007
8,209,653 Router 0 2008
8,099,618 Methods and devices for treating and processing data 1 2008
8,145,881 Data processing device and method 1 2008
8,069,373 Method for debugging reconfigurable architectures 0 2009
7,822,968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 1 2009
8,058,899 Logic cell array and bus system 1 2009
 
SYNOPSYS, INC. (16)
5,625,567 Electronic circuit design system and method with programmable addition and manipulation of logic elements surrounding terminals 13 1993
5,625,580 Hardware modeling system and method of use 41 1994
5,673,295 Method and apparatus for generating and synchronizing a plurality of digital signals 16 1995
6,148,275 System for and method of connecting a hardware modeling element to a hardware modeling system 1 1997
7,072,818 Method and system for debugging an electronic system 20 2000
6,581,191 Hardware debugging in a hardware description language 103 2000
7,065,481 Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer 21 2002
6,823,497 Method and user interface for debugging an electronic system 82 2002
7,222,315 Hardware-based HDL code coverage and design analysis 11 2003
6,904,577 Hardware debugging in a hardware description language 17 2003
7,356,786 Method and user interface for debugging an electronic system 7 2004
7,069,526 Hardware debugging in a hardware description language 10 2004
8,099,271 Design instrumentation circuitry 1 2004
7,506,286 Method and system for debugging an electronic system 7 2006
7,836,416 Hardware-based HDL code coverage and design analysis 4 2007
8,397,195 Method and system for packet switch based logic replication 0 2010
 
MENTOR GRAPHICS (HOLDING) LTD. (13)
5,754,827 Method and apparatus for performing fully visible tracing of an emulation 95 1995
6,947,882 Regionally time multiplexed emulation system 5 1999
6,934,674 Clock generation and distribution in an emulation system 34 1999
6,647,362 Emulation system scaling 5 1999
6,473,726 Method and apparatus for concurrent emulation of multiple circuit designs on an emulation system 14 1999
7,130,788 Emulation components and system including distributed event monitoring, and testing of an IC design under emulation 2 2001
7,035,787 Emulation components and system including distributed routing and configuration of emulation resources 2 2001
6,717,433 Reconfigurable integrated circuit with integrated debugging facilities and scalable programmable interconnect 4 2002
6,876,962 Method and apparatus for concurrent emulation of multiple circuit designs on an emulation system 5 2002
7,286,976 Emulation of circuits with in-circuit memory 12 2003
7,693,703 Configuration of reconfigurable interconnect portions 1 2003
7,098,688 Regionally time multiplexed emulation system 3 2003
8,024,170 Configuration of reconfigurable interconnect portions 0 2010
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (11)
5,263,149 Integrated circuit logic functions simulator for selectively connected series of preprogrammed PLA devices using generated sequence of address signals being provided between simulated clock cycles 36 1991
5,249,265 Structure storage management in a graphics display device 34 1992
5,737,578 Apparatus and method for partitioning multiport rams 12 1994
5,548,747 Bit stack wiring channel optimization with fixed macro placement and variable pin placement 5 1995
5,765,026 Method for implementing state machine using link lists by dividing each one of the combinations into an initial section, an immediate section, and a final section 10 1995
6,005,410 Interconnect structure between heterogeneous core regions in a programmable array 13 1996
6,092,123 Method and apparatus for changing functions of a hardware device using two or more communication channels 17 1997
6,021,442 Method and apparatus for partitioning an interconnection medium in a partitioned multiprocessor computer system 9 1997
5,887,184 Method and apparatus for partitioning an interconnection medium in a partitioned multiprocessor computer system 2 1997
5,884,090 Method and apparatus for partitioning an interconnection medium in a partitioned multiprocessor computer system 14 1997
6,054,873 Interconnect structure between heterogeneous core regions in a programmable array 184 1999
 
LATTICE SEMICONDUCTOR CORPORATION (9)
5,233,539 Programmable gate array with improved interconnect structure, input/output structure and configurable logic block 152 1989
5,260,881 Programmable gate array with improved configurable logic block 73 1989
5,185,706 Programmable gate array with logic cells having configurable output enable 69 1990
5,231,588 Programmable gate array with logic cells having symmetrical input/output structures 100 1990
5,255,203 Interconnect structure for programmable logic device 80 1990
5,452,229 Programmable integrated-circuit switch 12 1992
5,359,536 Programmable gate array with improved interconnect structure, input/output structure and configurable logic block 36 1993
5,644,496 Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses 53 1993
6,028,446 Flexible synchronous and asynchronous circuits for a very high density programmable logic device 5 1998
 
LSI LOGIC CORPORATION (9)
5,339,262 Method and apparatus for interim, in-situ testing of an electronic system with an inchoate ASIC 121 1992
5,629,876 Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC 9 1992
5,638,288 Separable cells having wiring channels for routing signals between surrounding cells 11 1994
5,640,337 Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC 56 1996
6,216,252 Method and system for creating, validating, and scaling structural description of electronic device 181 1996
5,905,655 Separable cells having wiring channels for routing signals between surrounding cells 6 1997
6,178,541 PLD/ASIC hybrid integrated circuit 57 1998
7,299,427 Radio prototyping system 0 2002
7,200,832 Macro cell for integrated circuit physical layer interface 18 2004
 
NVIDIA CORPORATION (9)
6,502,221 Prototype development system 4 1999
6,618,842 Prototype development system and method 0 2001
7,404,171 System and method for configuring semiconductor functional circuits 0 2003
8,021,193 Controlled impedance display adapter 0 2005
7,793,029 Translation device apparatus for configuring printed circuit board connectors 4 2005
8,417,838 System and method for configurable digital communication 0 2005
8,412,872 Configurable GPU and method for graphics processing using a configurable GPU 0 2005
8,453,019 Method and system for a free running strobe tolerant interface 0 2007
8,021,194 Controlled impedance display adapter 0 2007
 
QUICKTURN DESIGN SYSTEMS, INC. (5)
5,109,353 Apparatus for emulation of electronic hardware system 177 1988
5,329,470 Reconfigurable hardware emulation system 133 1993
5,963,735 Hardware logic emulation system 27 1997
6,184,707 Look-up table based logic element with complete permutability of the inputs to the secondary signals 146 1998
6,882,176 High-performance programmable logic architecture 3 2003
 
RENESAS ELECTRONICS CORPORATION (4)
5,699,283 Logic emulation system 11 1995
6,070,005 Logic emulation system 1 1997
5,946,247 Semiconductor memory testing device 20 1998
6,282,503 Logic emulation system 7 2000
 
VERISITY DESIGN, INC. (4)
6,421,251 Array board interconnect system and method 27 1998
6,134,516 Simulation server system and method 84 1998
6,389,379 Converification system and method 122 1998
7,505,891 Multi-user server system and method 1 2003
 
RPX CORPORATION (3)
5,428,800 Input/output (I/O) bidirectional buffer for interfacing I/O ports of a field programmable interconnection device with array ports of a cross-point switch 39 1992
5,428,750 Bi-directional buffers for mounting a plurality of integrated circuit devices 33 1993
5,426,738 Apparatus for flexibly routing signals between pins of electronic devices 37 1993
 
SAMSUNG ELECTRONICS CO., LTD. (3)
5,729,752 Network connection scheme 18 1993
5,519,629 Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells 79 1995
5,627,842 Architecture for system-wide standardized intra-module and inter-module fault testing 139 1996
 
FUJITSU LIMITED (2)
5,511,011 Method and apparatus for logic simulation of logic system including multi-port memory 2 1993
5,634,003 Logic simulation apparatus based on dedicated hardware simulating a logic circuit and selectable to form a processing scale 9 1995
 
KABUSHIKI KAISHA TOSHIBA (2)
5,572,710 High speed logic simulation system using time division emulation suitable for large scale logic circuits 73 1993
7,774,187 Safety protection instrumentation system and method of operating the system 0 2005
 
Navosha Corporation (2)
8,156,313 Chained operation of functional units in integrated circuit by writing DONE/complete value and by reading as GO/start value from same memory location 1 2008
8,103,855 Linking functional blocks for sequential operation by DONE and GO components of respective blocks pointing to same memory location to store completion indicator read as start indicator 0 2008
 
NEC CORPORATION (2)
5,212,651 Scan path generation with flip-flop rearrangement according to geometry of logic circuit 4 1990
5,493,505 Initializable asynchronous circuit design 16 1993
 
RICOH COMPANY, LTD. (2)
5,794,062 System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization 149 1995
6,058,469 System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization 71 1998
 
SRC COMPUTERS, INC. (2)
7,155,602 Interface for integrating reconfigurable processors into a general purpose computing system 10 2001
7,167,976 Interface for integrating reconfigurable processors into a general purpose computing system 1 2005
 
THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (2)
5,502,645 Behavioral synthesis for reconfigurable datapath structures 17 1993
5,596,743 Field programmable logic device with dynamic interconnections to a dynamic logic core 71 1995
 
ALTERA CANADA CO. (1)
5,537,341 Complementary architecture for field-programmable gate arrays 35 1995
 
ARKOS, INC. (1)
5,923,865 Emulation system having multiple emulated clock cycles per emulator clock cycle and improved signal routing 10 1995
 
AT&T IPM CORP. (1)
5,499,249 Method and apparatus for test generation and fault simulation for sequential circuits with embedded random access memories (RAMs) 19 1994
 
ATMEL CORPORATION (1)
5,946,219 Method and system for configuring an array of logic devices 56 1996
 
Automated Technology Associates, Inc. (1)
5,560,006 Entity-relation database 52 1995
 
BLAZE DFM INC. (1)
7,865,856 System and method for performing transistor-level static performance analysis using cell-level static analysis tools 0 2008
 
CANON INFORMATION SYSTEMS, INC. (1)
5,438,528 Method and apparatus for testing an interactive network board in a local area network (LAN). 57 1994
 
CIENA CORPORATION (1)
6,485,309 Virtual midplane to enhance card interconnections using a matrix of interconnecting assemblies 9 1999
 
GIGA OPERATIONS CORPORATION (1)
5,535,342 Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols 107 1993
 
I-CUBE DESIGN SYSTEMS INC. (1)
5,202,593 Bi-directional bus repeater 29 1991
 
INTEL CORPORATION (1)
6,438,737 Reconfigurable logic for a computer 67 2000
 
LearnCity, Inc. (1)
6,561,812 System and method of correlating learning materials with educational objectives 11 2000
 
LOGIC EXPRESS SYSTEMS (1)
5,903,744 Logic emulator using a disposable wire-wrap interconnect board with an FPGA emulation board 16 1997
 
LOGIC EXPRESS SYSTEMS, INC. (1)
6,286,093 Multi-bus programmable interconnect architecture 13 1996
 
LOGIC MODELING CORPORATION (1)
5,392,227 System and method for generating electronic circuit simulation models having improved accuracy 43 1992
 
Mosaic Systems, Inc. (1)
7,020,001 Multi-level semiconductor memory architecture and method of forming the same 2 2004
 
NORTHROP GRUMMAN SYSTEMS CORPORATION (1)
6,067,615 Reconfigurable processor for executing successive function sequences in a processor operation 25 1995
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8,230,411 Method for interleaving a program over a plurality of cells 2000
 
PACT XPP TECHNOLOGIES AG (1)
8,407,525 Method for debugging reconfigurable architectures 0 2011
 
PIE DESIGNS SYSTEMS, INC. (1)
5,425,036 Method and apparatus for debugging reconfigurable emulation systems 230 1992
 
PMC-SIERRA, INC. (1)
6,185,713 Method and apparatus for improving stuck-at fault detection in large scale integrated circuit testing 1 1998
 
PROQUEST INFORMATION ACCESS ULC (1)
5,823,789 Method and apparatus for correlating educational requirements 14 1997
 
QUICKSILVER TECHNOLOGY, INC. (1)
5,603,043 System for compiling algorithmic language source code for implementation in programmable hardware 132 1995
 
Ricoh Silicon Valley Corporation (1)
7,493,472 Meta-address architecture for parallel, dynamically reconfigurable computing 4 2005
 
SEFTA TRUSTEES LIMITED (1)
5,497,498 Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation 203 1993
 
SIMPOD, INC. (1)
6,202,044 Concurrent hardware-software co-simulation 68 1998
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
5,497,027 Multi-chip module packaging system 19 1993
 
TELICA, INC. (1)
6,748,474 Midplane apparatus 8 2001
 
The Charles Stark Draper Laboratory, Inc. (1)
7,669,035 Systems and methods for reconfigurable computing 0 2005
 
THE GOVERNING COUNCIL OF THE UNIVERSITY OF TORONTO (1)
6,604,230 Multi-logic device systems having partial crossbar and direct interconnection architectures 11 1999
 
Versity Design, Inc. (1)
6,321,366 Timing-insensitive glitch-free logic system and method 104 1998
 
WANDEL AND GOLTERMANN TEST SYSTEMS, INC. (1)
5,541,862 Emulator and digital signal analyzer 32 1994
 
Wang Laboratories, Inc. (1)
5,495,422 Method for combining a plurality of independently operating circuits within a single package 18 1993
 
WIPRO LIMITED (1)
7,092,692 Threshold voltage (Vth), power supply (VDD), and temperature compensation bias circuit for CMOS passive mixer 14 2003
 
XILINX, INC. (1)
5,659,484 Frequency driven layout and method for field programmable gate arrays 209 1995
 
Zeiner; Manfred (1)
5,798,645 Hardware emulations system with delay units 9 1995
 
ZYCAD CORPORATION (1)
5,604,888 Emulation system employing motherboard and flexible daughterboards 24 1994
 
Other [Check patent profile for assignment information] (14)
5,680,634 Fixed interconnection network method and apparatus for a modular mixed-resolution, N-dimensional configuration control mechanism 24 1994
5,734,869 High speed logic circuit simulator 37 1995
5,852,740 Polymorphic network methods and apparatus 30 1997
7,870,366 Chained operation of functional components with DONE and GO registers storing memory address for writing and reading linking signal value 0 2008
7,822,897 System and methods for connecting multiple functional components 0 2008
7,782,087 Reconfigurable sequencer structure 0 2009
8,312,301 Methods and devices for treating and processing data 0 2009
8,281,265 Method and device for processing data 0 2009
7,899,962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
7,928,763 Multi-core processing system 0 2010
8,312,200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8,195,856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
8,310,274 Reconfigurable sequencer structure 0 2011
8,468,329 Pipeline configuration protocol and configuration unit communication 0 2012