
US Patent No: 5,038,282
Number of patents in Portfolio can not be more than 2000
Synchronous processor with simultaneous instruction processing and data transfer
Stats
-
Aug 6, 1991
Issued date -
May 11, 1988
filing date -
07/193,247
serial no -
Expired
status
Importance
Abstract
In a single instruction multiple data synchronous processor, each slave processor of an array includes a computational element and an isolated slave memory. Instructions broadcast to the slave processors may be processed simultaneously with data transfers between slave memories through communications registers and between the slave memories and an I/O processor through I/O registers. A multiplexer in each slave processor selects as an input to the communications register a signal from an adjacent slave or a nonadjacent slave to bypass a column in the array. Broadcast instructions may be overridden by individual slave processors by conditional instructions which set the otherwise unused program counter of the computational element. An array master, communication master and input/out processor may process respective sets of instructions in parallel, each addressing slave memories through a common memory controller. Code handled by the array master may be separated into control code processed by the array master and computation code broadcast to the slave processors by a translator. An incremental addressing scheme is provided. The translator may unroll one type of loop instruction to provide straight-line code processed by the slave processors or may retain loop instructions for processing as control code in the array master.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,985,832 SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors | 72 | 1986 | |
|
|
|||
| 4,901,360 Gated architecture for computer vision machine | 26 | 1987 | |
|
|
|||
| 4,314,349 Processing element for parallel array processors | 126 | 1979 | |
|
|
|||
| 4,873,626 Parallel processing system with processor array having memory system included in system memory | 91 | 1986 | |
|
|
|||
| 4,598,400 Method and apparatus for routing message packets | 183 | 1984 | |