Simulation of selected logic circuit designs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5051938
SERIAL NO

07370896

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system and method for selectively simulating logic circuit designs in which a data tables generator receives information from a schematic entry program or netlist entry file and produces data tables for use by a simulator. A designer provides inputs to the data tables generator from a schematic entry program or a netlist entry file. The data tables generator generates from the information received a table of used integrated circuits and a table of their connections. A simulator then receives the output from the data tables generator and produces a design simulation program table that executes integrated circuit model subroutine stored in an integrated circuit model reference library and netlist subroutines stored in a netlist connectivity table. The system may also be used for testing logic circuits on a printed circuit board by capturing signals from a potentially defective logic section of the printed circuit board and feeding them into test points of the integrated circuit simulated by the computer simulator.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HYDUKE STANLEY MNEVADA NEVADA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hyduke, Stanley M 3525 Old Conejo Rd., Ste. #111, Newbury Park, CA 91320 8 330

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation