US Patent No: 5,084,824

Number of patents in Portfolio can not be more than 2000

Simulation model generation from a physical data base of a combinatorial circuit

1 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A design layout sequence for an application specific integrated circuit such as an ECL gate array includes a schematic capture step, which results in a logic netlist file, and a placement and routing step which results in a number of various files defining, for example bias drivers, I/O macros, and relationships between chip pads and I/O signals. The design layout sequence culminates in a physical data base file. To ensure a functional design, the designer's work is simulated after both schematic capture and placement and routing using a library containing simulation models for each type of macrocell used in the design. The gate-level netlist component of the simulation models are created automatically in a computer-implemented technique that identifies each root in the combinatorial circuit, assigns each a logical value, and traverses the tree that originates from each identified root. As each tree is traversed, Boolean equations identifying the logical values at each node encountered are determined in accordance with a set of relationships pertinent to the standard circuit elements and a set of logic value assignment definitions. The resulting set of Boolean equations is used to construct the gate-level netlist that is incorporated into the simulation model of the macrocell.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
NATIONAL SEMICONDUCTOR CORPORATIONSANTA CLARA, CA4716

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lalchandani, Amrit K Mountain View, CA 2 177
Lam, Nim C Sunnyvale, CA 7 208

Cited Art

Patent Info (Count) # Cites Year
 
VLSI TECHNOLOGY, INC. (3)
4,745,084 Method of making a customized semiconductor integrated device 50 1986
4,954,953 Machine process for converting one representation of an electronic integrated circuit into another representation 17 1988
4,967,367 Synthetic netlist system and method 82 1988
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,591,993 Methodology for making logic circuits 24 1983
 
RICA CORPORATION, A CORP. OF DE (1)
4,815,003 Structured design method for high density standard cell and macrocell layout of VLSI chips 143 1987
 
RICOH COMPANY, LTD. (1)
4,922,432 Knowledge based method and apparatus for designing integrated circuits using functional specifications 169 1988
 
Other [Check patent profile for assignment information] (1)
4,827,427 Instantaneous incremental compiler for producing logic circuit designs 101 1987

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
LSI LOGIC CORPORATION (26)
5,278,769 Automatic logic model generation from schematic data base 103 1991
5,473,546 Method for flattening hierarchical design descriptions 25 1991
5,526,517 Concurrently operating design tools in an electronic computer aided design system 71 1992
5,623,418 System and method for creating and validating structural description of electronic system 151 1993
5,557,531 Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation 57 1993
5,553,002 Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface 85 1993
5,544,066 Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints 76 1993
5,544,067 Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation 190 1993
5,541,849 Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters 136 1993
5,463,563 Automatic logic model generation from schematic data base 53 1993
5,598,344 Method and system for creating, validating, and scaling structural description of electronic device 77 1994
5,555,201 Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information 177 1994
5,572,437 Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models 103 1994
5,572,436 Method and system for creating and validating low level description of electronic design 56 1994
5,526,277 ECAD system for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic descriptions thereof 35 1994
5,898,595 Automated generation of megacells in an integrated circuit design system 42 1995
6,470,482 METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DESCRIPTION OF ELECTRONIC SYSTEM FROM HIGHER LEVEL, BEHAVIOR-ORIENTED DESCRIPTION, INCLUDING INTERACTIVE SCHEMATIC DESIGN AND SIMULATION 107 1996
6,324,678 Method and system for creating and validating low level description of electronic design 127 1996
6,216,252 Method and system for creating, validating, and scaling structural description of electronic device 181 1996
5,801,958 Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information 232 1996
5,870,308 Method and system for creating and validating low-level description of electronic design 135 1996
5,933,356 Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models 146 1996
5,867,399 System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description 134 1997
5,995,730 Method for generating format-independent electronic circuit representations 7 1997
6,272,671 Extractor and schematic viewer for a design representation, and associated method 37 1998
6,496,962 Standard library generator for cell timing model 2 2000
 
CADENCE DESIGN SYSTEMS, INC. (15)
5,680,583 Method and apparatus for a trace buffer in an emulation system 67 1994
5,452,231 Hierarchically connected reconfigurable logic assembly 111 1994
5,752,000 System and method for simulating discrete functions using ordered decision arrays 36 1994
5,657,241 Routing methods for use in a logic emulation system 36 1995
5,612,891 Hardware logic emulation system with memory capability 59 1995
5,819,065 System and method for emulating memory 38 1996
5,822,564 Checkpointing in an emulation system 25 1996
5,841,967 Method and apparatus for design verification using emulation and simulation 66 1996
5,920,712 Emulation system having multiple emulator clock cycles per emulated clock cycle 44 1996
5,884,066 Method and apparatus for a trace buffer in an emulation system 17 1997
5,960,191 Emulation system with time-multiplexed interconnect 74 1997
5,970,240 Method and apparatus for configurable memory emulation 45 1997
6,058,492 Method and apparatus for design verification using emulation and simulation 31 1998
6,377,912 Emulation system with time-multiplexed interconnect 60 1999
7,299,428 Model stamping matrix check technique in circuit simulator 3 2004
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (10)
5,629,858 CMOS transistor network to gate level model extractor for simulation, verification and test generation 13 1995
5,761,080 Method and apparatus for modeling capacitance in an integrated circuit 41 1995
5,920,489 Method and system for modeling the behavior of a circuit 24 1996
6,237,101 Microprocessor including controller for reduced power consumption and method therefor 6 1998
6,523,154 Method for supply voltage drop analysis during placement phase of chip design 25 2000
7,111,151 Microprocessor including microcode unit that only changes the value of control signals required for the current cycle operation for reduced power consumption and method therefor 1 2001
6,964,026 Method of updating a semiconductor design 2 2001
6,823,496 Physical design characterization system 9 2002
7,584,077 Physical design characterization system 2 2004
7,861,204 Structures including integrated circuits for reducing electromigration effect 0 2007
 
XILINX, INC. (9)
5,617,327 Method for entering state flow diagrams using schematic editor programs 29 1993
5,499,192 Method for generating logic modules from a high level block diagram 108 1994
5,691,912 Method for entering state flow diagrams using schematic editor programs 25 1995
5,815,405 Method and apparatus for converting a programmable logic device representation of a circuit into a second representation of the circuit 45 1996
5,949,983 Method to back annotate programmable logic device design files based on timing information of a target technology 7 1996
5,894,420 Method for spawning two independent states in a state flow diagram 7 1997
6,219,819 Method for verifying timing in a hard-wired IC device modeled from an FPGA 9 1998
6,018,624 Method to back annotate programmable logic device design files based on timing information of a target technology 10 1999
6,625,788 Method for verifying timing in a hard-wired IC device modeled from an FPGA 12 2000
 
SYNOPSYS, INC. (5)
5,500,808 Apparatus and method for estimating time delays using unmapped combinational logic networks 62 1995
5,790,830 Extracting accurate and efficient timing models of latch-based designs 23 1995
6,023,568 Extracting accurate and efficient timing models of latch-based designs 28 1996
6,577,992 Transistor level circuit simulator using hierarchical data 53 1999
6,820,243 Hybrid system of static analysis and dynamic simulation for circuit design 7 2001
 
PHIGENIX, INC. (4)
8,080,534 Targeting PAX2 for the treatment of breast cancer 1 2010
8,431,546 Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy 0 2011
8,394,780 Targeting PAX2 for the treatment of breast cancer 0 2011
8,461,101 Targeting PAX2 for the treatment of breast cancer 0 2011
 
VERISITY DESIGN, INC. (4)
6,421,251 Array board interconnect system and method 26 1998
6,134,516 Simulation server system and method 84 1998
6,026,230 Memory simulation system and method 72 1998
6,389,379 Converification system and method 121 1998
 
VLSI TECHNOLOGY, INC. (4)
5,416,719 Computerized generation of truth tables for sequential and combinatorial cells 18 1992
5,487,018 Electronic design automation apparatus and method utilizing a physical information database 39 1993
6,012,033 Proprietary information protection method 10 1997
6,233,723 Circuit behavioral information analysis apparatus and a method of analyzing behavioral information of a circuit 14 1997
 
ALTERA CORPORATION (3)
5,477,474 Computer logic simulation with dynamic modeling 23 1992
5,574,893 Computer logic simulation with dynamic modeling 46 1995
7,191,426 Method and apparatus for performing incremental compilation on field programmable gate arrays 6 2004
 
FREESCALE SEMICONDUCTOR, INC. (3)
5,311,443 Rule based floorplanner 53 1992
5,629,860 Method for determining timing delays associated with placement and routing of an integrated circuit 63 1994
5,666,288 Method and apparatus for designing an integrated circuit 76 1995
 
MICRON TECHNOLOGY, INC. (3)
5,278,770 Method for generating input data for an electronic circuit simulator 16 1990
7,240,316 Apparatus and method to facilitate hierarchical netlist checking 9 2002
7,805,694 Apparatus and method to facilitate hierarchical netlist checking 0 2007
 
QUICKTURN DESIGN SYSTEMS, INC. (3)
5,812,414 Method for performing simulation using a hardware logic emulation system 42 1996
5,796,623 Apparatus and method for performing computations with electrically reconfigurable logic devices 33 1996
5,734,581 Method for implementing tri-state nets in a logic emulation system 19 1996
 
SUN MICROSYSTEMS, INC. (3)
5,249,133 Method for the hierarchical comparison of schematics and layouts of electronic components 54 1991
5,581,473 Method and apparatus for managing timing requirement specifications and confirmations and generating timing models and constraints for a VLSI circuit 15 1996
7,055,118 Scan chain verification using symbolic simulation 14 2004
 
TEXAS INSTRUMENTS INCORPORATED (3)
5,245,543 Method and apparatus for integrated circuit design 26 1990
5,471,398 MTOL software tool for converting an RTL behavioral model into layout information comprising bounding boxes and an associated interconnect netlist 29 1991
5,319,564 Method and apparatus for integrated circuit design 39 1993
 
VLT, INC. (3)
5,946,210 Configuring power converters 50 1996
6,110,213 Fabrication rules based automated design and manufacturing system and method 44 1997
6,847,853 Fabrication rules based automated design and manufacturing system and method 21 2000
 
FUJITSU LIMITED (2)
5,706,477 Circuit simulation model extracting method and device 17 1995
6,754,616 Method of emulating an ideal transformer valid from DC to infinite frequency 2 2000
 
HITACHI, LTD. (2)
5,416,717 Circuit simulation method for a circuit realized by an LSI layout pattern based upon a circuit of a logic gate level realized by the layout pattern 17 1990
5,481,484 Mixed mode simulation method and simulator 37 1992
 
MENTOR GRAPHICS (HOLDING) LTD. (2)
5,790,832 Method and apparatus for tracing any node of an emulation 29 1996
5,999,725 Method and apparatus tracing any node of an emulation 56 1998
 
MOTOROLA, INC. (2)
6,711,534 Method of analyzing a circuit having at least one structural loop between different channel connected components within the circuit 3 1999
6,367,057 Method of analyzing a circuit having at least one structural loop within a channel connected component 0 1999
 
NATIONAL SEMICONDUCTOR CORPORATION (2)
5,297,066 Digital circuit simulation of analog/digital circuits 25 1991
5,384,710 Circuit level netlist generation 40 1993
 
NEC CORPORATION (2)
5,576,969 IC comprising functional blocks for which a mask pattern is patterned according to connection and placement data 4 1994
5,506,851 Analog-digital mixed master including therein a test circuit 12 1995
 
SAMSUNG ELECTRONICS CO., LTD. (2)
5,581,562 Integrated circuit device implemented using a plurality of partially defective integrated circuit chips 7 1994
5,581,742 Apparatus and method for emulating a microelectronic device by interconnecting and running test vectors on physically implemented functional modules 34 1994
 
Versity Design, Inc. (2)
6,009,256 Simulation/emulation system and method 102 1997
6,321,366 Timing-insensitive glitch-free logic system and method 103 1998
 
ARKOS, INC. (1)
5,923,865 Emulation system having multiple emulated clock cycles per emulator clock cycle and improved signal routing 10 1995
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (1)
5,734,798 Method and apparatus for extracting a gate modeled circuit from a fet modeled circuit 13 1995
 
Fujitsu VLSI Limited (1)
5,551,014 Method and apparatus for designing integrated circuits according to master slice approach 15 1995
 
GENERAL ELECTRIC COMPANY (1)
7,093,211 Techniques for modeling current spreading uniformity in light emitting diodes 3 2003
 
Grumman Aerospace Corporation (1)
5,390,320 Automatically converting structured analysis tool database outputs into an integrated simulation model via transportable standardized metafile 38 1994
 
INTERGRAPH SOFTWARE TECHNOLOGIES COMPANY (1)
6,772,168 Object relationship management system 10 2001
 
KABUSHIKI KAISHA TOSHIBA (1)
5,282,146 Test assistant system for logical design process 29 1991
 
LUCENT TECHNOLOGIES INC. (1)
5,677,848 Method to derive the functionality of a digital circuit from its mask layout 4 1995
 
MAGMA DESIGN AUTOMATION, INC. (1)
7,337,416 Method of using strongly coupled components to estimate integrated circuit performance 2 2004
 
MEGACHIPS CORPORATION (1)
5,437,037 Simulation using compiled function description language 51 1993
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
5,293,327 Method of logic circuit simulation 11 1991
 
MITSUBISHI ELECTRIC SYSTEM LSI DESIGN CORPORATION (1)
6,072,948 Device for rapid simulation of logic circuits 4 1998
 
NEC TOSHIBA SPACE SYSTEMS, LTD. (1)
5,435,725 System for simulating a flying vehicle 9 1993
 
NORTEL NETWORKS LIMITED (1)
5,193,068 Method of inducing off-circuit behavior in a physical model 16 1990
 
NORTHROP GRUMMAN CORPORATION (1)
5,452,227 Method and apparatus for converting a programmable logic device designed into a selectable target gate array design 51 1991
 
QUOTRON SYSTEMS, INC. (1)
5,621,884 Distributed data access system including a plurality of database access processors with one-for-N redundancy 30 1995
 
RENESAS ELECTRONICS CORPORATION (1)
8,032,847 Layout design method of semiconductor integrated circuit 1 2009
 
REUTERS LIMITED (1)
5,408,649 Distributed data access system including a plurality of database access processors with one-for-N redundancy 103 1993
 
SILICON VALLEY BANK (1)
6,056,428 Computer based system for imaging and analyzing an engineering object system and indicating values of specific design changes 39 1997
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
7,103,862 Method to design and verify an integrated circuit device with multiple power domains 6 2004
 
ZILOG, INC. (1)
5,446,742 Techniques for developing integrated circuit test programs and their use in testing actual circuits 21 1990
 
Other [Check patent profile for assignment information] (2)
7,964,577 Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy 0 2006
8,318,692 Targeting PAX2 for the induction of DEFB1-mediated tumor immunity and cancer therapy 0 2011