Packaged integrated circuit with in-cavity decoupling capacitors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5103283
SERIAL NO

07587595

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit package is disclosed which has decoupling capacitors mounted within the cavity. A first embodiment has a thin-film capacitor mounted to the die attach of the header, with a first wire bond connecting the top surface to a lead finger of the header, and with a second wire bond connecting the top surface to the semiconductor chip mounted in the package. A second embodiment allows for decoupling of the power supply to a reference voltage other than that of the substrate, by providing a stacked capacitor where the top capacitor has a smaller cross-sectional area than the lower capacitor. Bond wires connect the top surface of the top capacitor to a first power supply lead, such as V.sub.cc, and to the V.sub.cc bond pad of the chip. The top surface of the lower capacitor, and consequently the lower surface of the top capacitor, are connected by bond wires to the reference supply (V.sub.ss) lead of the package and bond pad of the chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITE LARRY RNot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hite, Larry R 6700 Gold Dust Trail, Dallas, TX 75252 5 278

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation