Adaptive or fault tolerant full wafer nonvolatile memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5105425
SERIAL NO

07458932

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for providing a flexible and adaptive communication link from one of four wafer input/output channels respectively located on each of four sides of a silicon wafer to a predetermined internal memory-logic site includes in a matrix array of indentical memory-logic sites located on the wafer. A new linkage path can be formed, if necessary, each time a memory-logic is accessed. Each memory-logic site is capable of communicating with any of its neighboring sites, which includes not only its four opposing sides, but also its four adjacent diagonal sites, by one of a plurality of input/output site ports. A programmed external controller coupled to a computer, for example, works from the edge of the wafer through the selected wafer input/output channel and links to any designated memory-logic site for the purpose of data storage, data retrieval or test.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
WESTINGHOUSE ELECTRIC CORPORATION1310 BEULAH ROAD PITTSBURGH PENNSYLVANIA 15235 UNITED STATES OF AMERICA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Brewer, Joe E Severna Park, MD 4 54

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation