Structure and method for tying down an unused multi-user bus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5109493
SERIAL NO

07373436

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A circuit for tying down a computer bus when the bus is idle by monitoring a series of signals which indicate whether the bus is being used and storing the data signal values on the bus, such that when the bus goes idle the last data value on the bus immediately prior to the bus becoming idle is applied to the bus to hold it at its last known signal value. When a new bus operation is initiated the bus is automatically released for normal operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU PERSONAL SYSTEMS INC5200 PATRICK HENRY DRIVE SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Banerjee, Biswa R San Jose, CA 6 475

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation