Electronic integrated circuit having an electrode layer for element isolation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5111257
SERIAL NO

07450768

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A non-volatile semiconductor memory device includes a substrate (1) having a plurality of element-forming regions (3), a plurality of recesses (32) located between the element-forming regions (3), and a plurality of element-isolating regions (31); word lines (8a to 8d); bit lines (10) orthogonal to this word lines; and memory cells (511) each formed at the point of intersection of these word and bit lines at each element-forming region (3). Each memory cell (511) includes an electrically floating electrode (5) in the form of a flat plate, a control gate electrode (7) in the form of a substantially flat plate formed on the floating gate electrode (5) and connected to the word lines (8a to 8d), and a pair of impurity regions (21, 23) formed respectively at opposite sides of the floating gate electrode (5) on the surface of a semiconductor substrate (1). An element-isolating region (31) includes an element-isolating electrode layer (30) formed on the surface of the semiconductor substrate (1) and in the recesses (32).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHATOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Andoh, Nobuaki Hyogo, JP 6 108
Ueda, Osamu Hyogo, JP 49 622

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation