US Patent No: 5,113,514

Number of patents in Portfolio can not be more than 2000

System bus for multiprocessor computer system

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

The invention comprises a system bus apparatus and method for a multi-arm, multiprocessor computer system having a main memory and localized buffer cache memories at each processor. Each block of data in a cache includes tag bits which identifies the condition of the data block in relation to the corresponding data in main memory and other caches. The system bus (SYSBUS) comprises three subparts; 1) a MESSAGE/DATA bus, 2) a REQUEST/GRANT bus and 3) a BCU bus. The MESSAGE/DATA bus is coupled to every device on the system and is used for transferring messages, data and addresses. The REQUEST/GRANT bus couples between every device on an arm of the system and that arm's bus control unit (BCU). The BCU bus couples between the various BCUs. Both the MESSAGE/DATA bus and the BCU bus include ACK/NACK/HIT bits which are used when responding to messages received over the SYSBUS to inform the message-issuing device if the devices received the message and, if so, the condition of the data in relation to other caches and main memory. The protocol allows inconsistent copies of data to exist and prevents stale data from being used erroneously by monitoring the tag bits and the ACK/NACK/HIT bits. Further, under the appropriate conditions, a copy of the most recent data block may be transferred from one cache to another (with appropriate updating of tags) without updating the main memory. When a memory operation will bring about a situation where cache coherence can no longer be maintained, main memory is updated with the most recent copy of the data and the other caches are either updated or tagged as invalid.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
CVSI, INC.BEDFORD, MA15

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Albonesi, David H Rochester, NY 8 155
Chang, John Santa Clara, CA 34 440
Faase, John G Palo Alto, CA 1 67
Homberg, Michael J Westborough, MA 7 266
Langendorf, Brian K Benicia, CA 41 1120

Cited Art

Patent Info (Count) # Cites Year
 
ARIX ACQUISITION CORPORATION, A CORP. OF CA (1)
4,928,225 Coherent cache structures and methods 61 1988
 
Datapoint Corporation (1)
4,785,394 Fair arbitration technique for a split transaction bus in a multiprocessor computer system 175 1986
 
Honeywell Information Systems Inc. (1)
4,785,395 Multiprocessor coherent cache system including two level shared cache with separately allocated processor storage locations and inter-level duplicate entry replacement 59 1986

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (19)
5,226,144 Cache controller for maintaining cache coherency in a multiprocessor system including multiple data coherency procedures 38 1990
5,493,668 Multiple processor system having software for selecting shared cache entries of an associated castout class for transfer to a DASD with one I/O operation 120 1992
5,437,017 Method and system for maintaining translation lookaside buffer coherency in a multiprocessor data processing system 50 1992
5,404,500 Storage control system with improved system and technique for destaging data from nonvolatile memory 34 1992
5,404,488 Realtime data feed engine for updating an application with the most currently received data from multiple data feeds 80 1993
5,539,895 Hierarchical computer cache system 21 1994
5,655,103 System and method for handling stale data in a multiprocessor system 14 1995
5,623,632 System and method for improving multilevel cache performance in a multiprocessing system 25 1995
5,671,370 Alternating data valid control signals for high performance data transfer 1 1996
5,761,716 Rate based memory replacement mechanism for replacing cache entries when the cache is full 8 1996
5,809,525 Multi-level computer cache system providing plural cache controllers associated with memory address ranges and having cache directories 8 1996
6,658,536 Cache-coherency protocol with recently read state for extending cache horizontally 5 1997
6,185,646 Method and apparatus for transferring data on a synchronous multi-drop 0 1997
7,231,501 Method for avoiding aliased tokens during abnormal communications 1 2004
8,332,592 Graphics processor with snoop filter 0 2004
7,577,794 Low latency coherency protocol for a multi-chip multiprocessor system 0 2004
7,305,524 Snoop filter directory mechanism in coherency shared memory system 13 2004
7,940,706 Controlling the state of duplexing of coupling facility structures 1 2007
8,341,188 Controlling the state of duplexing of coupling facility structures 0 2011
 
SUN MICROSYSTEMS, INC. (6)
5,247,648 Maintaining data coherency between a central cache, an I/O cache and a memory 60 1992
5,764,935 High speed active bus 4 1994
5,581,729 Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system 77 1995
5,862,316 Multiprocessing system having coherency-related error logging capabilities 43 1996
6,536,000 Communication error reporting mechanism in a multiprocessing computer system 34 1999
7,360,028 Explicit store-to-instruction-space instruction for self-modifying code and ensuring memory coherence between instruction cache and shared memory using a no-snoop protocol 7 2000
 
BROADCOM CORPORATION (5)
6,848,024 Programmably disabling one or more cache entries 9 2000
6,748,495 Random generator 3 2001
6,988,168 Cache programmable to partition ways to agents and/or local/remote blocks 3 2003
7,000,076 Random generator 0 2004
7,228,386 Programmably disabling one or more cache entries 3 2004
 
INTEL CORPORATION (4)
5,471,601 Memory device and method for avoiding live lock of a DRAM with cache 38 1992
6,000,017 Hybrid tag architecture for a cache memory 5 1997
6,782,455 Optimized configurable scheme for demand based resource sharing of request queues in a cache controller 2 2002
7,287,126 Methods and apparatus for maintaining cache coherency 5 2003
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (3)
5,353,423 Memory controller for use with write-back cache system and multiple bus masters coupled to multiple buses 39 1991
5,335,335 Multiprocessor cache snoop access protocol wherein snoop means performs snooping operations after host bus cycle completion and delays subsequent host bus cycles until snooping operations are completed 84 1991
6,862,646 Method and apparatus for eliminating the software generated ready-signal to hardware devices that are not part of the memory coherency domain 2 2001
 
Punch Networks Corporation (3)
5,694,596 On-line database updating network system and method 104 1995
5,937,405 On-line database updating network system and method 32 1997
6,377,951 On-line database updating network system and method 13 1999
 
GOOGLE INC. (2)
6,996,688 Method, system, and program for improved throughput in remote mirroring systems 2 2003
7,581,063 Method, system, and program for improved throughput in remote mirroring systems 0 2005
 
HITACHI, LTD. (2)
5,987,571 Cache coherency control method and multi-processor system using the same 52 1997
6,098,136 Multiple bus system using a data transfer unit 12 1999
 
MICRON TECHNOLOGY, INC. (2)
6,363,446 Method for selectively encoding bus grant lines to reduce I/O pin requirements 5 1999
6,363,447 Apparatus for selectively encoding bus grant lines to reduce I/O pin requirements 3 1999
 
PANASONIC CORPORATION OF NORTH AMERICA (2)
5,581,704 System for maintaining data coherency in cache memory by periodically broadcasting invalidation reports from server to client 43 1993
5,706,435 System for maintaining data coherency in cache memory by periodically broadcasting a single invalidation report from server to clients 136 1996
 
SILICON GRAPHICS INTERNATIONAL, CORP. (2)
5,504,874 System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactions 71 1993
5,664,151 System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactions 12 1995
 
UNIVERSITY OF IOWA RESEARCH FOUNDATION (2)
5,442,797 Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging 27 1991
5,613,136 Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor 146 1993
 
AMPEX CORPORATION (1)
5,438,575 Data storage system with stale data detector and method of operation 24 1992
 
BRIDGE CROSSING, LLC (1)
5,479,630 Hybrid cache having physical-cache and virtual-cache characteristics and method for accessing same 17 1994
 
Bull HN Information Systems Inc. (1)
5,276,871 Method of file shadowing among peer systems 39 1991
 
CANON KABUSHIKI KAISHA (1)
5,729,714 Shared memory access method and apparatus with address translation 13 1995
 
CYMER, INC. (1)
5,764,505 Gas discharge laser control systems using multiple CPU's with shared memory on a common bus 9 1996
 
DOT ASSETS NO. 13 LLC (1)
6,006,312 Cachability attributes of virtual addresses for optimizing performance of virtually and physically indexed caches in maintaining multiply aliased physical addresses 18 1995
 
FUJITSU SIEMENS COMPUTERS GMBH (1)
5,829,037 Multiprocessor system having a large number of processor system components connected to a plurality of serial high-speed-buses 3 1997
 
HEWLETT-PACKARD COMPANY (1)
5,261,069 Method of maintaining consistency of cached data in a database system 101 1990
 
KABUSHIKI KAISHA TOSHIBA (1)
5,715,430 Multiprocessor computer system and a method for memory allocation to optimize cache coherency within the system 33 1996
 
NEC CORPORATION (1)
7,228,318 System and methods for invalidation to enable caching of dynamically generated content 2 2005
 
NETWORK APPLIANCE, INC. (1)
7,698,506 Partial tag offloading for storage server victim cache 0 2007
 
REGENTS OF THE UNIVERSITY OF MINNESOTA (1)
5,692,149 Block replacement method in cache only memory architecture multiprocessor 14 1995
 
RUN-RAD UNLIMITED NETWORKING LTD. (1)
5,631,935 Method and apparatus for governing information transfer using an efficient transport protocol 6 1993
 
UNISYS CORPORATION (1)
6,223,260 Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three states 40 1997
 
Other [Check patent profile for assignment information] (1)
6,477,143 Method and apparatus for packet network congestion avoidance and control 75 1998