High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5126966
SERIAL NO

07467297

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A stimulus engine for a logic simulation system is used to interpret a stimulus language and generate test patterns as input to a logic simulator. The stimulus language allows a large test pattern set to be represented as a program. Special purpose hardware interprets this program and generates a sequence of input/output events to the logic simulator. The program interpretation is performed while the logic simulation is executing. Special purpose hardware is used to insure that the stimulus engine is able to generate the input/output events at a rate which does not slow down the logic simulator.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MENTOR GRAPHICS CORPORATIONWILSONVILLE, OR1022

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fazakerly, William Saratoga, CA 3 145
Hafeman, Dan R Sunnyvale, CA 3 145
Loesch, William Foster City, CA 3 108

Cited Art Landscape

Patent Info (Count) # Cites Year
 
SHARP KABUSHIKI KAISHA (1)
* 4775950 Logic simulation system 56 1985
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
* 4656580 Logic simulation machine 113 1982
* 4594677 System for detecting and diagnosing noise caused by simultaneous current switching 19 1983
 
NCR CORPORATION (1)
* 4628471 Digital system simulation method and apparatus having two signal-level modes of operation 15 1984
 
INVESTMENT PARTNERS OF AMERICA, L.P. (1)
* 4656632 System for automatic testing of circuits and systems 64 1983
 
SCHLUMBERGER SYSTEMS AND SERVICES, INC. (1)
* 4763288 System for simulating electronic digital circuits 37 1985
 
MOTOROLA, INC. (1)
* 4821173 Wired "OR" bus evaluator for logic simulation 14 1988
 
HITACHI, LTD. (1)
* 4342093 Method of digital logic simulation 51 1980
 
INTERNATIONAL COMPUTERS LIMITED (1)
* 4644487 Method and apparatus for verifying the design of digital electronic components 32 1984
 
ETA Systems, Inc. (1)
* 4791578 Logic gate system design 19 1986
 
NEC CORPORATION (3)
* 4782440 Logic simulator using small capacity memories for storing logic states, connection patterns, and logic functions 45 1985
* 4725975 Logic simulator operable on level basis and on logic block basis on each level 48 1986
* 4747102 Method of controlling a logical simulation at a high speed 32 1986
 
GENERAL DYNAMICS DECISION SYSTEMS, INC. (1)
* 4587625 Processor for simulating digital structures 66 1983
 
Rank Xerox SA (1)
* 4622647 System for the automatic testing of printed circuits 45 1983
 
MENTOR GRAPHICS CORPORATION (3)
* 4527249 Simulator system for logic design validation 108 1982
* 4769817 Concurrent fault simulation for logic designs 57 1986
* 4744084 Hardware modeling system and method for simulating portions of electrical circuits 132 1987
 
DAISY/CADNETIX INC., A CORP. OF COLORADO (1)
* 4751637 Digital computer for implementing event driven simulation algorithm 27 1984
 
Grumman Aerospace Corporation (1)
* 4316259 Programmable function generator 11 1980
 
DATA I/O CORPORATION (1)
* 4571724 System for testing digital logic devices 26 1983
 
Cirrus Computers Ltd. (1)
* 4601032 Test-generation system for digital circuits 33 1983
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
COMPAQ INFORMATION TECHNOLOGIES GROUP, L.P. (1)
* 5353433 Method and apparatus for organizing and analyzing timing information 13 1990
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
* 5649164 Sets and holds in virtual time logic simulation for parallel processors 31 1994
6975965 System and method for heuristically optimizing a large set of automated test sets 8 2004
* 2005/0154,559 System and method for heuristically optimizing a large set of automated test sets 2 2004
 
Other [Check patent profile for assignment information] (1)
* 2003/0188,278 Method and apparatus for accelerating digital logic simulations 9 2003
 
WI-LAN INC. (1)
* 5920490 Integrated circuit test stimulus verification and vector extraction system 39 1996
 
HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP (1)
* 6074428 Minimizing logic by resolving "don't care" output values in a finite state machine 16 1994
 
Cadence Design Systems, Inc. (26)
* 5680583 Method and apparatus for a trace buffer in an emulation system 88 1994
* 5661662 Structures and methods for adding stimulus and response functions to a circuit design undergoing emulation 72 1995
* 5657241 Routing methods for use in a logic emulation system 39 1995
* 5612891 Hardware logic emulation system with memory capability 64 1995
* 5819065 System and method for emulating memory 75 1996
* 5822564 Checkpointing in an emulation system 30 1996
5841967 Method and apparatus for design verification using emulation and simulation 82 1996
* 5920712 Emulation system having multiple emulator clock cycles per emulated clock cycle 66 1996
5884066 Method and apparatus for a trace buffer in an emulation system 19 1997
5960191 Emulation system with time-multiplexed interconnect 101 1997
5970240 Method and apparatus for configurable memory emulation 60 1997
6421251 Array board interconnect system and method 33 1998
* 6134516 Simulation server system and method 108 1998
* 6026230 Memory simulation system and method 85 1998
6389379 Converification system and method 165 1998
6058492 Method and apparatus for design verification using emulation and simulation 49 1998
6377912 Emulation system with time-multiplexed interconnect 77 1999
7738398 System and method for configuring communication systems 2 2004
* 2005/0271,078 System and method for configuring communication systems 4 2004
7721036 System and method for providing flexible signal routing and timing 9 2005
7640155 Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications 5 2005
7606697 System and method for resolving artifacts in differential signals 0 2005
7440866 System and method for validating an input/output voltage of a target system 3 2005
* 2005/0267,729 Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications 7 2005
* 2005/0267,728 System and method for reliably supporting multiple signaling technologies 2 2005
7555424 Method and apparatus for rewinding emulated memory circuits 1 2006
 
ALTERA CORPORATION (1)
8000954 FPGA emulation system 1 2006
 
SUN MICROSYSTEMS, INC. (1)
* 5493672 Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution 34 1994
 
MONTANA SYSTEMS, INC (1)
9430596 System, method and apparatus for a scalable parallel processor 0 2012
 
QUICKTURN DESIGN SYSTEMS, INC. (2)
* 5812414 Method for performing simulation using a hardware logic emulation system 50 1996
* 5796623 Apparatus and method for performing computations with electrically reconfigurable logic devices 34 1996
 
NEC CORPORATION (1)
* 5465383 System for forming test patterns for large scale integrated circuits 3 1995
 
Versity Design, Inc. (2)
* 6009256 Simulation/emulation system and method 131 1997
6321366 Timing-insensitive glitch-free logic system and method 137 1998
 
MICROSOFT TECHNOLOGY LICENSING, LLC (2)
6449659 System for instance customization with application independent programming of controls 31 1997
6718534 System for application independent programming of controls 10 2000
 
TEXAS INSTRUMENTS INCORPORATED (1)
* 5621651 Emulation devices, systems and methods with distributed control of test interfaces in clock domains 31 1996
 
SYNOPSYS, INC. (9)
5625580 Hardware modeling system and method of use 47 1994
* 5691911 Method for pre-processing a hardware independent description of a logic circuit 7 1995
* 5680318 Synthesizer for generating a logic network using a hardware independent description 3 1995
* 5661661 Method for processing a hardware independent user description to generate logic circuit elements including flip-flops, latches, and three-state buffers and combinations thereof 15 1995
* 5530841 Method for converting a hardware independent user description of a logic circuit into hardware components 25 1995
* 5748488 Method for generating a logic circuit from a hardware independent user description using assignment conditions 10 1995
* 5737574 Method for generating a logic circuit from a hardware independent user description using mux conditions and hardware selectors 1 1995
* 6058252 System and method for generating effective layout constraints for a circuit design or the like 52 1997
6148275 System for and method of connecting a hardware modeling element to a hardware modeling system 3 1997
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (1)
* 6421823 Bidirectional socket stimulus interface for a logic simulator 6 1995
 
ARKOS, INC. (1)
* 5923865 Emulation system having multiple emulated clock cycles per emulator clock cycle and improved signal routing 11 1995
* Cited By Examiner