Method for forming planarized shallow trench isolation in an integrated circuit and a structure formed thereby

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5130268
SERIAL NO

07681080

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for forming isolation structures in an integrated circuit, and the structures so formed, are disclosed. After definition of active regions of the surface is accomplished by provision of masking layers, recesses are etched into the exposed locations, to a depth on the order of the final thickness of the insulating isolation structure. Sidewall spacers of silicon dioxide, or another insulating amorphous material, are disposed along the sidewalls of the recesses, with silicon at the bottom of the recesses exposed. Selective epitaxial growth of silicon then forms a layer of silicon within the recesses, preferably to a thickness on the order of half of the depth of the recess. The epitaxial silicon is thermally oxidized, filling the recesses with thermal silicon dioxide, having a top surface which is substantially coplanar with the active regions of the surface. According to an alternative embodiment, the formation of the sidewall spacers may be done in such a manner that narrower recesses remain filled with the material of the sidewall spacers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SGS-THOMSON MICROELECTRONICS INC A CORP OF DE1310 ELECTONICS DRIVE CARROLLTON TX 75006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Fusen E Dallas, TX 54 947
Liou, Fu-Tai Carrollton, TX 79 1368

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation