Method of making SOI circuit with buried connectors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5145802
SERIAL NO

07790796

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An SOI circuit includes a set of buried body ties that provide ohmic contact to the otherwise floating transistor bodies disposed on an insulating layer and both provide a path for holes generated by impact ionization and also act as a potential shield between the substrate potential and the transistor sources. The same fabrication technique provides a buried interconnect layer between transistors that can be employed as a mask programmable local interconnect in an ASIC such as a gate array. The process provides for independent control of differential mesa thickness and buried body tie thickness, so that fully and partially depleted transistors can be fabricated simultaneously and placed on appropriate mesas without affecting the body ties.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UTMC MICROELECTRONIC SYSTEMS INC4350 CENTENNIAL BOULEVARD A DELAWARE CORPORATION COLORADO SPRINGS CO 80907

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tyson, Scott M Colorado Springs, CO 15 286
Woodruff, Richard L Colorado Springs, CO 12 182

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation