Logic circuits as for amorphous silicon self-scanned matrix arrays

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5148058
SERIAL NO

07620682

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A logic circuit includes pull-up and pull-down transistors and a capacitance, the principal conducting paths of the transistors and the capacitance being coupled in series between a first supply bus and a source of time varying potential. The pull-up transistor is coupled to the capacitance and the capacitance is coupled to the time varying potential. First and second logic signals are applied to the control electrodes of the first and second transistors respectively. The time varying potential is arranged to limit the charge passed by the pull-up transistor permitting use of a relatively small pull-down transistor. The time varying potential has an amplitude sufficiently large to tend to stress the pull-up transistor if such transistor is non conducting. A selectively conductive element (diode) is coupled between a point of clamping potential and the interconnection of the pull-up transistor and capacitance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
THOMSON S ANot Provided

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Stewart, Roger G Neshanic Station, NJ 81 2490

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation