Digital computer having an interconnect mechanism stacked above a semiconductor substrate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 15, 1989
Grant Date -
N/A
app pub date -
Feb 23, 1981
filing date -
Feb 23, 1981
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
In the disclosed computer, a plurality of register means for storing digital operands and control signals are in a semiconductor substrate; an arithmetic means for performing functional opertions on the operands are also in the substrate; an insulating layer covers the register means and the arithmetic means; and an interconnect matrix is on top of this insulating layer. The interconnect matrix includes pluralities of logic gates coupled through the insulating layer to the register means and arithmetic means and selectively interconnects them in response to the control signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully