Burst EPROM architecture

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5159672
SERIAL NO

07458141

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Circuitry which when combined with an EPROM in a single integrated circuit for connection to a microprocessor which provides suitable signals utilized by the additional circuitry to provude faster access to the code or data stored in the EPROM than can be accomplished without such additional circuitry by providing zero wait state burst performance. A state machine is utilized to manage the interface between the microprocessor and the burst EPROM.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Larsen, Robert E Shingle Springs, CA 23 728
Leak, David A Rancho Cordova, CA 6 208
Parmar, Dhiraj Diamond Springs, CA 1 18
Robinson, Kurt B Newcastle, CA 29 2226
Salmon, Joseph H Placerville, CA 27 567

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation