Parallel processing system having a broadcast, result, and instruction bus for transmitting, receiving and controlling the computation of data

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5163133
SERIAL NO

07312304

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer system utilizes a parallel data broadcast architecture, called 'PDB' is adapted to be connected to a host computer system. In one digital embodiment, the PDB system includes an interface and global memory which is connected to the host computer system and to three common buses. The buses, in parallel, are, respectively, a data broadcast bus, an instruction bus and an output bus, each bus being connected to a plurality of computational units. Each computational unit includes an arithmetic processor, which preferably, in this embodiment, is a digital signal processor (a special-purpose integrated circuit microprocessor), a local memory and a local program memory. The computational units receive the input data simultaneously and in parallel; transform the data, depending on the parameters received from the instruction bus; and communicate their results, by multiplexing, to the output bus.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAM TECHNOLOGY INCSAN FRANCISCO CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gevins, Alan S San Francisco, CA 16 2144
Morgan, Nelson H San Francisco, CA 10 653

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation