Method of manufacturing a thin film transistor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5166085
SERIAL NO

07503269

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

First, a gate metal layer, a gate insulating film, a semiconductor layer, an n-type semiconductor layer, and an ohmic metal layer formed on a substrate in the order mentioned. Then, the film and the layers are patterned into those having the same shape and size. Next, a source metal layer and a drain metal layer are formed on the ohmic metal layer. Further, a portion of the ohmic metal layer, a portion of said source metal layer, and a portion of said drain metal layer are etched, thereby forming a channel portion. Finally, a transparent electrode is formed on the source metal layer, thus manufacturing a TFT. Since the film and the layer, the major components of the TFT, are sequentially formed, and are patterned simultaneously, the TFT can be manufacture with high yield. Further, since the transparent electrode is formed on the uppermost layer, i.e., the source metal layer, the pixel has a great opening ratio.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CASIO COMPUTER CO LTD6-2 HON-MACHI 1-CHOME SHIBUYA-KU TOKYO 1518543 ?1518543

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanbara, Minoru Hachioji, JP 18 1719
Sato, Syunichi Kawagoe, JP 13 1806
Wakai, Haruo Fussa, JP 14 1497
Yamamura, Nobuyuki Hachioji, JP 18 1283

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation