Tamper resistant module having logical elements arranged in multiple layers on the outer surface of a substrate to protect stored information

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5185717
SERIAL NO

07845767

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The reliability of a tamper resistant module for safeguarding stored information, e.g. in an electronic computer system, is improved to deny access to the system by an unauthorized person or at least to a specific portion of the system. For this purpose, the module has for example a pair of substrates which are bonded together to confine confidential data inside the module. On the outer surfaces of the substrates, a plurality of logical elements, such as transistors, form detecting memory devices. The plurality of these detecting memory devices are operative under a normal condition, but at least one of these detecting memory devices is rendered inoperative when a tampering is applied to the outer surface of the substrate. In a tamper free normal situation all memory devices work properly. The inoperability of any of the detecting memory devices is detected when tampering occurs. When the tamper is detected, the confidential data confined within the module are erased.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MORI RYOICHI24-12 HAKUSAN 1-CHOME BUNKYO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mori, Ryoichi 24-12, Hakusan 1-chome, Bunkyo-ku, Tokyo, JP 10 1428

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation