Scan path generation with flip-flop rearrangement according to geometry of logic circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5212651
SERIAL NO

07492021

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a scan path generation system, flip-flops and logic elements of a logic circuit are placed on an X-Y plane according to logical connection data and original scan path data. Data describing a sequence in which the flip-flops are to be arranged for the benefit of the geometry of the logic circuit is prepared and stored in a sequence table. The flip-flops on the X-Y plane are rearranged according to the data stored in the sequence table. New scan path data is derived from the rearranged flip-flops and are substituted for the original scan path data to be used for connecting the flip-flops. Due to the rearrangement process, the flip-flops can be connected in a scan path with relatively short and straight path sections between successive flip-flops, minimizing the amount of channel space which is occupied by the scan path.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC CORPORATION108-8001 TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yabe, Shoji Tokyo, JP 29 165

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation