Logic placement using positionally asymmetrical partitioning algorithm

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5224056
SERIAL NO

07784844

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A modified partitioning method for placement of a circuit design into a programmable integrated circuit device (PICD), the PICD having a specific distribution of physical resources corresponding to a specific circuit structure. The circuit design includes a plurality of circuit elements which include specific circuit elements which correspond to the specific circuit structure. The modified method includes the steps of identifying the specific circuit elements and partitioning the plurality of circuit elements such that the identified specific circuit elements are placed in a location corresponding to the specific physical distribution of resources. In one embodiment of the modified partitioning method according to the present invention, the step of partitioning further includes the steps of forming into a cell the identified specific circuit elements and performing a first phase of partitioning wherein the cell and the remaining ones of the plurality of circuit elements are partitioned into successively smaller groups until a stop condition is satisfied. The cell is then decomposed such that the contents of the group containing the cell change to include the specific circuit elements. The group containing the specific circuit elements is then partitioned such that the area and the location of the group corresponds to the specific physical distribution of resources.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
XILINX, INC.SAN JOSE, CA3703

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chene, Mon R Cupertino, CA 1 126
Trimberger, Stephen M San Jose, CA 235 10358

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
* 4890238 Method for physical VLSI-chip design 81 1987
 
VLSI TECHNOLOGY, INC. (1)
* 4967367 Synthetic netlist system and method 83 1988
 
BELL TELEPHONE LABORATORIES, INCORPORATED (1)
* 4908772 Integrated circuits with component placement by rectilinear partitioning 138 1987
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (2)
* 2005/0159,155 Method for determining registration areas in a wireless communication system 3 2004
* 2008/0191,739 Method and apparatus for universal program controlled bus architecture 0 2008
 
CADENCE DESIGN SYSTEMS, INC. (16)
* 5452231 Hierarchically connected reconfigurable logic assembly 165 1994
* 5661662 Structures and methods for adding stimulus and response functions to a circuit design undergoing emulation 72 1995
* 5657241 Routing methods for use in a logic emulation system 39 1995
* 5612891 Hardware logic emulation system with memory capability 64 1995
* 5818726 System and method for determining acceptable logic cell locations and generating a legal location structure 23 1996
5841967 Method and apparatus for design verification using emulation and simulation 82 1996
5884066 Method and apparatus for a trace buffer in an emulation system 19 1997
5960191 Emulation system with time-multiplexed interconnect 102 1997
5970240 Method and apparatus for configurable memory emulation 60 1997
6421251 Array board interconnect system and method 34 1998
* 6134516 Simulation server system and method 108 1998
* 6026230 Memory simulation system and method 85 1998
6389379 Converification system and method 165 1998
6058492 Method and apparatus for design verification using emulation and simulation 49 1998
6377912 Emulation system with time-multiplexed interconnect 80 1999
6836753 Cone slack allocator for computing time budgets 22 2001
 
FREESCALE SEMICONDUCTOR, INC. (1)
* 5748475 Apparatus and method of orienting asymmetrical semiconductor devices in a circuit 0 1995
 
VLSI TECHNOLOGY, INC. (2)
* 5608645 Method of finding a critical path in a circuit by considering the clock skew 34 1994
* 5856927 Method for automatically routing circuits of very large scale integration (VLSI) 77 1995
 
SAMSUNG ELECTRONICS CO., LTD. (1)
* 5761077 Graph partitioning engine based on programmable gate arrays 4 1995
 
ADVANCED TELECOMMUNICATIONS RESEARCH INSTITUTE INTERNATIONAL (1)
* 5615124 Autonomous evolution type hardware design system 12 1994
 
ALTERA CORPORATION (7)
* 5473266 Programmable logic device having fast programmable logic array blocks and a central global interconnect array 116 1994
* 5659717 Methods for partitioning circuits in order to allocate elements among multiple circuit groups 24 1995
* 5838584 Optimizing chain placement in a programmable logic device 44 1997
6212668 Gain matrix for hierarchical circuit partitioning 11 1997
6301694 Hierarchical circuit partitioning using sliding windows 12 1997
* 6045252 Methods for allocating circuit design portions among physical circuit portions 4 1998
* 7318210 Method and apparatus for performing incremental placement for layout-driven optimizations on field programmable gate arrays 3 2006
 
XILINX, INC. (15)
* 5550839 Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays 90 1993
* 5513124 Logic placement using positionally asymmetrical partitioning method 61 1993
* 5521837 Timing driven method for laying out a user's circuit onto a programmable integrated circuit device 187 1995
* 5659484 Frequency driven layout and method for field programmable gate arrays 230 1995
* 5761483 Optimizing and operating a time multiplexed programmable logic device 239 1995
* 6047115 Method for configuring FPGA memory planes for virtual hardware computation 137 1997
* 5825662 Computer-implemented method of optimizing a time multiplexed programmable logic device 225 1997
* 6038386 Method for controlling power and slew in a programmable logic device 28 1997
* 6185724 Template-based simulated annealing move-set that improves FPGA architectural feature utilization 13 1997
* 5959881 Programmable logic device including configuration data or user data memory slices 75 1997
* 5978260 Method of time multiplexing a programmable logic device 151 1998
* 6018624 Method to back annotate programmable logic device design files based on timing information of a target technology 11 1999
6263430 Method of time multiplexing a programmable logic device 85 1999
6421817 System and method of computation in a programmable logic device using virtual instructions 119 2000
6480954 Method of time multiplexing a programmable logic device 256 2001
 
QUICKTURN DESIGN SYSTEMS, INC. (3)
* 5812414 Method for performing simulation using a hardware logic emulation system 50 1996
* 5796623 Apparatus and method for performing computations with electrically reconfigurable logic devices 34 1996
* 5734581 Method for implementing tri-state nets in a logic emulation system 19 1996
 
TETSUYA HIGUCHI (1)
* 6658581 Timing adjustment of clock signals in a digital circuit 12 2000
 
ACTEL CORPORATION (6)
* 5640327 Apparatus and method for partitioning resources for interconnections 121 1996
7409664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7646218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7830173 Method and apparatus for universal program controlled bus architecture 3 2009
7915918 Method and apparatus for universal program controlled bus architecture 0 2010
8289047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
MICROSOFT TECHNOLOGY LICENSING, LLC (2)
8806426 Configurable partitioning of parallel data for parallel processing 4 2008
* 2009/0319,992 CONFIGURABLE PARTITIONING FOR PARALLEL DATA 4 2008
 
KABUSHIKI KAISHA TOSHIBA (3)
* 5465218 Element placement method and apparatus 33 1994
* 7716617 Semiconductor device, method for making pattern layout, method for making mask pattern, method for making layout, method for manufacturing photo mask, photo mask, and method for manufacturing semiconductor device 3 2005
* 2006/0157,833 Semiconductor device, method for making pattern layout, method for making mask pattern, method for making layout, method for manufacturing photo mask, photo mask, and method for manufacturing semiconductor device 2 2005
 
SCIPERIO, INC. (1)
* 2003/0076,276 Methods and systems for embedding electrical components in a device including a frequency responsive structure 4 2002
 
SYNOPSYS, INC. (1)
* 5847965 Method for automatic iterative area placement of module cells in an integrated circuit layout 53 1996
 
The United States of America as represented by the Secretary of the Air Force (1)
* 5719794 Process for the design of antennas using genetic algorithms 26 1995
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (23)
6493658 Optimization processing for integrated circuit physical design automation system using optimally switched fitness improvement algorithms 49 1994
* 6155725 Cell placement representation and transposition for integrated circuit physical design automation system 121 1994
* 5914887 Congestion based cost factor computing apparatus for integrated circuit physical design automation system 122 1994
* 5815403 Fail-safe distributive processing method for producing a highest fitness cell placement for an integrated circuit chip 27 1994
* 5638288 Separable cells having wiring channels for routing signals between surrounding cells 11 1994
* 5587923 Method for estimating routability and congestion in a cell placement for integrated circuit chip 95 1994
* 5568636 Method and system for improving a placement of cells using energetic placement with alternating contraction and expansion operations 63 1994
* 6085032 Advanced modular cell placement system with sinusoidal optimization 29 1996
* 6030110 Advanced modular cell placement system with median control and increase in resolution 5 1996
* 6026223 Advanced modular cell placement system with overlap remover with minimal noise 170 1996
* 5963455 Advanced modular cell placement system with functional sieve optimization technique 7 1996
* 5914888 Advanced modular cell placement system with coarse overflow remover 3 1996
* 5892688 Advanced modular cell placement system with iterative one dimensional preplacement optimization 9 1996
* 5872718 Advanced modular cell placement system 4 1996
* 5870311 Advanced modular cell placement system with fast procedure for finding a levelizing cut point 0 1996
* 5870312 Advanced modular cell placement system with dispersion-driven levelizing system 9 1996
* 5867398 Advanced modular cell placement system with density driven capacity penalty system 6 1996
* 5844811 Advanced modular cell placement system with universal affinity driven discrete placement optimization 6 1996
* 5835381 Advanced modular cell placement system with minimizing maximal cut driven affinity system 2 1996
* 5831863 Advanced modular cell placement system with wire length driven affinity system 15 1996
* 5812740 Advanced modular cell placement system with neighborhood system driven optimization 6 1996
* 5808899 Advanced modular cell placement system with cell placement crystallization 28 1996
* 5980093 Integrated circuit layout routing using multiprocessing 179 1996
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (6)
* 5398195 Method and system for providing a non-rectangular floor plan 53 1992
* 5648912 Interconnection resource assignment method for differential current switch nets 10 1993
* 5535134 Object placement aid 72 1994
* 5675500 Multi-chip device partitioning process 2 1994
* 5740067 Method for clock skew cost calculation 19 1995
* 5745735 Localized simulated annealing 44 1995
 
LATTICE SEMICONDUCTOR CORPORATION (4)
* 5644496 Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses 56 1993
* 5621650 Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses 37 1995
* 5594657 System for synthesizing field programmable gate array implementations from high level circuit descriptions 95 1995
* 5526278 Method and apparatus for converting field-programmable gate array implementations into mask-programmable logic cell implementations 59 1995
 
LSI LOGIC CORPORATION (13)
* 5557533 Cell placement alteration apparatus for integrated circuit chip physical design automation system 87 1994
* 5495419 Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing 138 1994
* 5682321 Cell placement method for microelectronic integrated circuit combining clustering, cluster placement and de-clustering 28 1994
* 5781439 Method for producing integrated circuit chip having optimized cell placement 18 1995
* 5875117 Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system 50 1996
* 5859781 Method and apparatus for computing minimum wirelength position (MWP) for cell in cell placement for integrated circuit chip 3 1996
* 5793644 Cell placement alteration apparatus for integrated circuit chip physical design automation system 23 1996
* 5754444 Method and system for improving a placement of cells using energetic placement units alternating contraction and expansion operations 15 1996
* 5784289 Method for estimating routability and congestion in a cell placement fo integrated circuit chip 118 1996
* 6067409 Advanced modular cell placement system 113 1997
* 5903461 Method of cell placement for an integrated circuit chip comprising chaotic placement and moving windows 37 1997
* 5905655 Separable cells having wiring channels for routing signals between surrounding cells 6 1997
* 5963975 Single chip integrated circuit distributed shared memory (DSM) and communications nodes 37 1997
 
IngenioSpec, LLC (1)
* 2008/0278,678 Eyeglasses with user monitoring 7 2008
 
FUJITSU LIMITED (2)
* 5579237 Method of designing a cell placement of an integrated circuit 7 1994
* 6086625 Method and apparatus for designing a circuit by describing logic design information with a hardware description language 10 1995
 
MORGAN STANLEY & CO. LLC (1)
* 2011/0043,248 METHOD AND APPARATUS FOR UNIVERSAL PROGRAM CONTROLLED BUS ARCHITECTURE 0 2010
 
MENTOR GRAPHICS (HOLDING) LTD. (1)
* 6658636 Cross function block partitioning and placement of a circuit design onto reconfigurable logic devices 4 2001
 
Versity Design, Inc. (2)
* 6009256 Simulation/emulation system and method 131 1997
6321366 Timing-insensitive glitch-free logic system and method 138 1998
 
TEXAS INSTRUMENTS INCORPORATED (1)
* 5598343 Method of segmenting an FPGA channel architecture for maximum routability and performance 17 1993
 
Athena Design Systems, Inc. (2)
* 7376921 Methods for tiling integrated circuit designs 1 2006
* 2007/0198,960 Methods for tiling integrated circuit designs 1 2006
 
MORGAN STANLEY & CO., INCORPORATED (1)
* 2008/0265,938 Architecture and interconnect scheme for programmable logic circuits 2 2008
 
Evolvable System Research Institute, Inc. (2)
6993672 Timing adjustment of clock signals in a digital circuit 1 2003
* 2004/0059,955 Timing adjustment of clock signals in a digital circuit 1 2003
 
NVIDIA CORPORATION (2)
6502221 Prototype development system 4 1999
6618842 Prototype development system and method 0 2001
 
UNISYS CORPORATION (3)
* 5696693 Method for placing logic functions and cells in a logic design using floor planning by analogy 59 1995
6754879 Method and apparatus for providing modularity to a behavioral description of a circuit design 10 1997
6718520 Method and apparatus for selectively providing hierarchy to a circuit design 55 1997
 
Groundhog Technologies Inc. (1)
7477895 Method for determining registration areas in a wireless communication system 1 2004
 
MICROSEMI SOC CORP. (3)
* 7389487 Dedicated interface architecture for a hybrid integrated circuit 21 1998
7382156 Method and apparatus for universal program controlled bus architecture 43 2005
8990757 Dedicated interface architecture for a hybrid integrated circuit 0 2008
 
ATMEL CORPORATION (5)
* 5894565 Field programmable gate array with distributed RAM and increased cell utilization 143 1996
* 6026227 FPGA logic cell internal structure including pair of look-up tables 14 1997
* 6014509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells 141 1997
* 6167559 FPGA structure having main, column and sector clock lines 63 1998
6292021 FPGA structure having main, column and sector reset lines 25 2000
* Cited By Examiner