Translation lookaside buffer shutdown scheme

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5237671
SERIAL NO

07366344

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Apparatus for temporarily disabling a translation lookaside buffer in a computer system upon the occurrence of certain predefined system conditions. Such conditions may be of a first type which have been predetermined to indicate a greater risk that two or more virtual addresses stored in the TLB will simultaneously match the incoming virtual address, and/or of a second type in which access to the TLB is not needed. An example of the first type is a reference to an unmapped segment of memory. An example of the second type is the processing of a non-memory-access instruction. The apparatus may further include failsafe circuitry to shut down the TLB if at least a given number of matches occur at any time and for any reason, the given number being greater than 1. The apparatus prevents loss of data or damage to the chip where match comparisons are performed in parallel.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MIPS TECHNOLOGIES, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Freitas, Danny L San Jose, CA 4 119
Hansen, Craig C Mountain View, CA 22 1330
Rowen, Christopher Santa Cruz, CA 26 967

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation