VLSI memory with increased memory access speed, increased memory cell density and decreased parasitic capacitance

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5241497
SERIAL NO

07912112

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The performance of a Very Large Scale Integrated Read-Only Memory Circuit is improved by providing an architecture for columns of memory cells so that a signal from an addressed memory cell need propagate on diffusion bit lines by a distance approximately equal to the length of the diffusion bit line within a single block of memory cells. The architecture of the memory layout is improved by providing bit line and virtual ground line contacts at opposing ends of the memory block and by replicating the memory block through mirror symmetry on the semiconductor substrate. The memory array is further improved by providing bank selection transistors for each bank at each opposing end of a memory block so the propagation signal of an addressed memory cell need only travel the length of a single bit diffusion line in the bank.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • CREATIVE INTEGRATED SYSTEMS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Komarek, James A Balboa Beach, CA 21 488

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation