Dual rail processors with error checking on I/O reads

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5249187
SERIAL NO

07357613

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A dual processor data processing system having interprocessor error checking includes a first central processing unit executing a series of instructions. A second central processing unit executes the same series of instructions independently of and in synchronism with the first central processing unit. A first data bus is coupled to the first central processing unit for receiving data to be input to the first central processing unit and a second data bus is coupled to the second central processing unit for receiving data to be input to the second central processing unit. Error checking devices are coupled to the first and second data busses for checking data transmitted over the first and second data busses and for detecting errors on I/O reads prior to delivery of the data to the first and second central processing units. The error checking devices include comparison means for indicating an error when the data on the first and second data busses are unequal. Error isolation devices are responsive to an error detected from the error checking means for analyzing the cause of error while maintaining system synchronization.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HEWLETT-PACKARD DEVELOPMENT COMPANY L P10300 ENERGY DRIVE SPRING TX 77389

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bissett, Thomas D Derry, NH 34 1517
Bruckert, William F Northboro, MA 34 1700

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation