Apparatus and method for developing wait states during addressing operation by using unused address bits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 12, 1993
Grant Date -
N/A
app pub date -
Nov 13, 1990
filing date -
Nov 13, 1990
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
An apparatus and method for providing wait states using address bits not used in the device address decode. The upper address bits of a computer system are not used for peripheral and memory device decoding purposes. The unused bits are driven to indicate the desired number of wait states to be developed for each selected device, while still allowing a normal decode of the devices. Wait state and ready logic is provided which allows each device address to be assigned one of several possible wait state lengths by driving the most significant bits of the address. The address decode based wait state determination is overridden for RAM operations, and followed for ROM and peripheral operations.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully