Cache memory apparatus having a plurality of accessibility ports

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5274790
SERIAL NO

07693296

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cache memory apparatus to be coupled to a main memory, comprises a cache memory having a plurality of ports and capable of being independently accessed through the plurality of ports. The cache memory stores a portion of data stored in the main memory and tag information indicating memory locations within the main memory of the data portion stored in the cache memory. A hit discriminator receives first tag information included in an address given when the cache memory is accessed and second tag information read from the cache memory in accordance with the given address, in order to discriminate a cache-hitting and a cache-missing on the basis of the first and second tag information. A replacement control circuit operates for replacing data and corresponding tag information in the cache memory when the cache-missing is discriminated by the hit discriminating circuit. A replacement limiting circuit operates for limiting the replacement of the cache memory to one time when a plurality of accesses to the same address are generated and all the plurality of accesses to the same address are missed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC CORPORATION7-1 SHIBA 5-CHOME MINATO-KU TOKYO 108-8001 108-8001

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Suzuki, Hiroaki Tokyo, JP 400 4873

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation