Master connected to common bus providing synchronous, contiguous time periods having an instruction followed by data from different time period not immediately contiguous thereto
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 4, 1994
Grant Date -
N/A
app pub date -
Dec 14, 1990
filing date -
Dec 14, 1990
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
In the present invention a digital communication controller for interfacing with a master processor and a synchronous bus having a plurality of slave processors connected thereto is disclosed. The digital communication controller provides synchronous transfer of instruction and data in each microcycle to the bus. However, the data provided in each microcycle is multiplexed such that it is associated with the instruction transmitted previously but not contiguous in time therewith.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully