Voltage compensating CMOS input buffer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5278460
SERIAL NO

07864701

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The CMOS voltage compensating input buffer circuit of the present invention provides a means to stabilize input level trip points and is comprised of a voltage compensating circuit having an input node and an output drive node coupled to an input buffer. The voltage compensating circuit receives its input from a voltage adjusting circuit that follows changes in V.sub.CC while its output drive node is coupled to the series connected CMOS input buffer circuit having an input node and an output node. The buffer's input node receives a signal that VIH/VIL trip points will determine if the output is to be a high or a low and the buffer's output node then couples the resultant level to an output buffer circuit comprised of a CMOS inverter which provides the final output drive. The present invention provides trip point levels corresponding to industry standard VIH/VIL levels to accurately determine the corresponding output with operating voltage supplies (regulated or unregulated) operating between 2 V to 7.5 V.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INC8000 S FEDERAL WAY P O BOX 6 BOISE ID 83707-0006

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Casper, Stephen L Boise, ID 144 2779

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation