Method for fabricating the LDD-MOSFET

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5286664
SERIAL NO

07955356

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process of fabricating an asymmetrical LDD-MOSFET of the type in which a diffused low-doped layer is provided only on the drain side is disclosed. In a MOSFET-formed region, after forming a gate electrode, using a photoresist film covering one sidewall of the gate electrode and the vicinity thereof, ion implantation is performed to form a diffused lightly-doped layer and thereover a silicon dioxide film is selectively grown by the liquid phase deposition technique. In detail, immersion of a concerned wafer in a silicon dioxide-saturated hydrofluosilicic acid aqueous solution while adding boric acid to it brings about the separation and deposition of silicon dioxide film. No deposition onto the surface of the photoresist film takes place. In usual way proceeds formation of a spacer by anisotropic etching, followed by heavily doped source and drain regions. A reduced source parasitic resistance LDD-MOSFET can be easily fabricated.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC ELECTRONICS CORPORATION1753 SHIMONUMABE NAKAHARA-KU KAWASAKI-SHI KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Horiuchi, Tadahiko Tokyo, JP 25 366

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation