Shunt circuit for electrostatic discharge protection

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5287241
SERIAL NO

07830715

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A circuit is added to a complementary metal-oxide silicon (CMOS) integrated circuit (IC) to provide an intentional, non-reverse-biased VDD-to-VSS shunt path for transient currents such as electrostatic discharges (ESD). This circuit protects the IC from ESD damage by turning on before any other path, thus directing the ESD transient current away from easily damaged structures. Specifically, the ESD transient current is steered from the VDD rail to the VSS rail through the on conduction of a P-channel transistor whose source and drain are connected to VDD and VSS respectively. The voltage on the gate of this transistor follows the VDD supply rail because it is driven by a delay network formed by a second transistor and a capacitor. This VDD-tracking delay network turns the VDD-to-VSS transistor on during a transient and off during normal operation of the IC.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIRRUS LOGIC INC A CORPORATION OF CA3100 WEST WARREN AVENUE FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Puar, Deepraj S Sunnyvale, CA 17 699

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation