Clock generators having programmable fractional frequency division
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 15, 1994
Grant Date -
N/A
app pub date -
Apr 22, 1992
filing date -
Apr 22, 1992
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A clock generator is described for generating an output clock frequency from an input clock frequency where the frequencies of the clocks are not integrally related. The division process is designed using the quotients of the Euclidean theorem for determining the greatest common divisor of two integers in such a way as to alleviate the adverse effects of jitter. Applications to oversampled sigma-delta codecs are described.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully