Semiconductor memory device cell array divided into a plurality of blocks

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5295254
SERIAL NO

07767898

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There is disclosed a semiconductor memory device as a multi-port DRAM having split SAM registers. This memory device comprises a RAM section of which memory area is halved into first and second cell arrays by the value of a specific bit constituting a portion of a column address, a SAM section comprised of first and second registers, first and second data transfer paths for carrying out data transfer from the first and second cell arrays to the first and second registers, respectively, third and fourth data transfer paths for shifting data from the first and second cell arrays to the second and first data transfer paths, respectively, and first, second third and fourth transfer controllers are inserted into the first, second third and fourth data transfer paths, respectively. Thus, with this multi-port DRAM, the degree of freedom of mapping is improved in a frame buffer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA72-34 HORIKAWA-CHO SAIWAI-KU KAWASAKI-SHI KANAGAWA 2120013 ?2120013

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ogawa, Yoshinori Tokyo, JP 63 495

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation