Delay distortion suppressing system for ATM communication system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5301193
SERIAL NO

07791524

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A delay distortion suppressing system is for use in an asynchronous transfer mode communication system which includes at least a transmitting end and a receiving end which are connected via transmission paths. The delay distortion suppressing system includes a first part provided in the transmitting end for transmitting information in the form of cells in an asynchronous transfer mode, a second part provided in the receiving end for delaying each cell which is received via a transmission path by a predetermined delay time relative to a reference point, a third part provided in the receiving end for varying the reference point depending on an arrival time of the cell which is received at the receiving end via the transmission path, so that a delay distortion of the cells is suppressed, and a fourth part including a decoding part for decoding the cells output from the second part.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU LIMITED1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 2118588 ?2118588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kajiwara, Masanori Tokyo, JP 9 178
Mase, Hideki Kawasaki, JP 7 143
Mukai, Atsuyuki Fukuoka, JP 1 54
Takashima, Tomonobu Kawasaki, JP 19 574
Tanaka, Takeshi Kawasaki, JP 347 3882
Toyofuku, Hidetoshi Kawasaki, JP 6 141

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation