Data scrambling interface for correcting large burst errors in high speed, high capacity tape drives
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 19, 1994
Issued Date -
N/A
app pub date -
Jul 6, 1993
filing date -
Sep 26, 1990
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An error correction and detection interface between a high speed data channel and a high capacity digital data recording tape system includes a data scrambling and translation scheme which provides an additional layer of error correction to the data as it is recorded. The data scrambling and translation scheme permits the correction of normally uncorrectable large error bursts on digital tape devices.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully