Dynamic control of configurable logic
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 31, 1994
Grant Date -
N/A
app pub date -
Mar 19, 1993
filing date -
Mar 19, 1993
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and device for performing logic functions. A logic array (1) is controlled by a plurality of DRAM cells (101). The DRAM cells are, in preferred embodiments, loaded in a serial fashion with a shift register (1205). Refresh according to one aspect of the invention utilizes a shift register (1201) with a circulating '0.' A charge pump circuit, voltage boost circuit, and a variety of memory cell/logic array configurations are also disclosed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully