Program history for pipelined processor including temporary storage queues for storing branch addresses
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 31, 1994
Grant Date -
N/A
app pub date -
May 1, 1992
filing date -
May 1, 1992
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A program history (P-history) listing of branch-type instruction addresses for pipelined data processing system that employs one or more pipelined processors is stored in a random access memory (RAM) which is also used to store other executive or task information. A set of three queue registers is used to respectively store, 1) the absolute 'to' address to which a branch instruction will jump, 2) the relative 'to' address, to which the branch instruction will jump, and 3) the relative 'from' address, from which the branch instruction will jump. The queues allow the storage of the P-history in the RAM without interference with the use of the RAM by the other functions that access it and without interruption of the pipelined processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully