Dual-scale topology optoelectronic matrix algebraic processing system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5321639
SERIAL NO

07846277

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A parallel architecture matrix algebraic processing system exhibits patterns of arrayed (i) light transmitters and (ii) light receivers that are identical, but at differing scales. Planar arrays of one or more optoelectronic processors--principally semiconductor chips or chip arrays--having both computational and light input/output capabilities optically communicate from one plane to the next through free-space space-invariant optical data distributions--principally lenses and computer-generated holograms--having both replication and distribution capabilities. Each optoelectronic processor, or OP, consists of a number of arrayed optoelectronic processing elements, or OPEs. The OPEs, in turn, typically consist of a number of optoelectronic sub-processing units are preferably electrically interconnected in a tree-based structure, preferably an H-tree. Leaf units include typically one light detector plus local memory, logic circuitry, and electrical input/output. Fanning units typically include local memory, logic circuitry, and electrical input/output. A root unit typically includes electrically-connected local memory, logic circuitry, electrical input/output, and a light transmitter. Vector results of algebraic computations and combinations are flexibly performable in the units of each OPE, and variously optically distributable to other OPEs in successive OPs. The versatile algebraic vector manipulations and vector distributions support primitive functions such as intrinsic and extrinsic vector outer products; operations such as vector-matrix multiplication; and complex systems such as neural networks, fuzzy logic and relational databases. A system of .gtoreq.10.sup.3 fully optically communicating OPEs achieves capacities of 10.sup.6 -10.sup.8 interconnects, and processing speeds of 10.sup.12 interconnects/second.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
REGENTS OF THE UNIVERSITY OF CALIFORNIABERKELEY CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Esener, Sadik C Solana Beach, CA 40 797
Ford, Joseph E Solana Beach, CA 46 2052
Krishnamoorthy, Ashok V San Diego, CA 216 3862
Marsden, Gary C San Diego, CA 3 47

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation