Digital processor with bit mask for counting registers for fast register saves
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 14, 1994
Issued Date -
N/A
app pub date -
Jun 21, 1990
filing date -
Jul 20, 1988
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A high-performance, pipelined CPU in which an improved method is used for saving registers in memory upon the occurrence of a procedure CALL or RETURN. The registers which need to be saved are defined by a bit-mask, and the number of bits is counted by a hardwired circuit, in each machine cycle, producing an output in the form of an offset from a stack pointer which represents the highest memory location needed to save the registers being used. Then a memory probe can be done to see if this location is writable. Thus, in one microinstruction cycle, the count is made and the memory probe can begin.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully