Thin film transistor array having single light shield layer over transistors and gate and drain lines

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5327001
SERIAL NO

08041537

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A TFT array has a plurality of gate lines and a plurality of drain lines formed on a transparent insulating substrate. The gate lines intersect with the drain lines. TFTs are formed at the intersections of the gate lines and the drain lines. An opaque film is formed above the gate lines, the drain lines, and the TFTs, allowing no passage of light passing through the gaps between the transparent electrode, on the one hand, and the gate and drain lines, on the other hand. Therefore, when the TFT array is incorporated into a liquid-crystal display, the display will display high-contrast images.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CASIO COMPUTER CO LTDTOKYO 151-8543

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanbara, Minoru HAchioji, JP 18 1719
Sato, Syunichi Kawagoe, JP 13 1806
Wakai, Haruo Fussa, JP 14 1497
Yamamura, Nobuyuki Hachioji, JP 18 1283

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation