Low delay ATM switching system using idle cells stamped with reference time

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5337308
SERIAL NO

08009941

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a multi-stage switching system, a time stamp is attached to each cell at an entry point of the system indicating the time of arrival of the cell, and the cell is transferred to a network comprising multiple switching stages each being composed of basic switching modules. The switching modules of all stages are interconnected to form the network. Each switching module comprises a self-routing switch and buffers connected thereto. The time stamp of cells arriving at a given one of the switching modules, where the cells are likely to arrive out of sequence, is constantly monitored and a minimum value of the time stamps is detected. When an empty buffer exists in the given switching module, an idle cell containing the time stamp of the minimum value is generated at the output of the empty buffer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RAKUTEN INCTOKYO TOKYO METROPOLIS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fan, Ruixue Tokyo, JP 20 765

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation