Multi-processor computer system bus architecture

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5337411
SERIAL NO

07703586

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A bus structure for a real-time multiprocessor computing system connects, for example, 16 processors, each having only two bus interfaces, without degrading processor performance or requiring partitioning by application programmers. The processors are divided into groups with each combination of two groups connected together and to memory and peripheral units via a different bus. In a computing system having first, second, third and fourth processor groups and first and second memory groups and peripheral groups, a first bus connects the first and second processor groups together and to first groups of memory and peripheral units, a second bus connects the first and fourth processors together and to second memory and peripheral groups, a third bus connects the second and third processors to the second memory and peripheral groups and a fourth bus connects the third and fourth processor groups to the first memory and peripheral groups.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MICRON TECHNOLOGY, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Harrison, Jr Earnest R Severna Park, MD 5 72

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation