US Patent No: 5,343,406

Number of patents in Portfolio can not be more than 2000

Distributed memory architecture for a configurable logic array and method for using distributed memory

2 Status Updates

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

Additional circuitry for a configurable logic array having logic functions which are programmed by loading memory cells which cause the logic array to generate a desired function. With the additional circuitry, the memory cells can also be used as memory for access by other parts of the logic array during operation.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
XILINX, INC.SAN JOSE, CA3059

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Freeman, Ross H San Jose, CA 5 1152
Hsieh, Hung-Cheng Sunnyvale, CA 15 962

Cited Art

Patent Info (Count) # Cites Year
 
HITACHI, LTD. (2)
4,796,234 Semiconductor memory having selectively activated blocks including CMOS sense amplifiers 29 1986
4,990,992 Semiconductor integrated circuit device 8 1988
 
LATTICE SEMICONDUCTOR CORPORATION (2)
4,896,296 Programmable logic device configurable input/output cell 63 1988
5,231,588 Programmable gate array with logic cells having symmetrical input/output structures 100 1990
 
NATIONAL SEMICONDUCTOR CORPORATION (2)
4,942,319 Multiple page programmable logic architecture 28 1989
5,021,689 Multiple page programmable logic architecture 15 1990
 
ACTEL CORPORATION (1)
4,873,459 Programmable interconnect architecture 343 1988
 
ADVANCED MICRO DEVICES, INC. (1)
5,216,636 CMOS memory cell 24 1991
 
ATMEL CORPORATION (1)
4,845,633 System for programming graphically a programmable, asynchronous logic cell and array 70 1987
 
FUJITSU SEMICONDUCTOR LIMITED (1)
4,998,223 Programmable semiconductor memory apparatus 24 1990
 
JENOPTIK JENA G.M.B.H. (1)
4,879,684 Write-read circuit 7 1988
 
MARHOEFER, LAURENCE J. (1)
4,791,602 Soft programmable logic array 60 1986
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
4,876,466 Programmable logic array having a changeable logic structure 107 1988
 
NATIONAL SECURITY AGENCY (1)
4,972,105 Programmable configurable logic memory 29 1989
 
NEC ELECTRONICS CORPORATION (1)
4,881,200 Erasable programmable read only memory device 41 1988
 
NIPPON ELECTRIC CO., LTD. (1)
4,422,160 Memory device 17 1982
 
QUICKTURN DESIGN SYSTEMS, INC. (1)
5,109,353 Apparatus for emulation of electronic hardware system 177 1988
 
SGS-THOMSON MICROELECTRONICS, INC. (1)
4,975,601 User-writable random access memory logic block for programmable logic devices 63 1989
 
SP-COMMERCIAL FLIGHT, INC., A DE CORP. (1)
4,791,603 Dynamically reconfigurable array logic 68 1986

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
XILINX, INC. (65)
5,550,839 Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays 85 1993
5,661,660 Method for providing multiple function symbols 16 1994
5,488,316 Circuit for selecting a bit in a look-up table 105 1995
5,546,018 Fast carry structure with synchronous input 101 1995
5,705,938 Programmable switch for FPGA input/output signals 148 1995
5,737,235 FPGA with parallel and serial user interfaces 168 1995
5,682,107 FPGA architecture with repeatable tiles including routing matrices and logic matrices 211 1996
6,292,018 Configurable cellular array 27 1996
5,796,269 Composable memory array for a programmable logic device and method for implementing same 30 1996
5,933,023 FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines 172 1996
5,801,547 Embedded memory for field programmable gate array 123 1996
5,844,422 State saving and restoration in reprogrammable FPGAs 111 1996
5,889,413 Lookup tables which double as shift registers 69 1996
5,889,411 FPGA having logic element carry chains capable of generating wide XOR functions 178 1997
5,942,913 FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines 60 1997
5,963,050 Configurable logic element with fast feedback paths 71 1997
5,920,202 Configurable logic element with ability to evaluate five and six input functions 81 1997
5,898,319 Method and structure for providing fast conditional sum in a field programmable gate array 31 1997
5,883,525 FPGA architecture with repeatable titles including routing matrices and logic matrices 83 1997
6,028,445 Decoder structure and method for FPGA configuration 56 1997
5,907,248 FPGA interconnect structure with high-speed high fanout capability 38 1998
5,886,538 Composable memory array for a programmable logic device and method implementing same 17 1998
6,184,709 Programmable logic device having a composable memory array overlaying a CLB array 100 1998
6,467,009 Configurable processor system unit 152 1998
6,357,037 Methods to securely configure an FPGA to accept selected macros 14 1999
6,324,676 FPGA customizable to accept selected macros 22 1999
6,305,005 Methods to securely configure an FPGA using encrypted macros 27 1999
6,301,695 Methods to securely configure an FPGA using macro markers 34 1999
6,160,418 Integrated circuit with selectively disabled logic blocks 24 1999
6,172,520 FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA 82 1999
6,118,298 Structure for optionally cascading shift registers 31 1999
6,654,889 Method and apparatus for protecting proprietary configuration data for programmable logic devices 46 1999
6,051,992 Configurable logic element with ability to evaluate five and six input functions 31 1999
6,154,053 Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch 44 1999
6,107,827 FPGA CLE with two independent carry chains 43 1999
6,204,689 Input/output interconnect circuit for FPGAs 61 1999
6,201,410 Wide logic gate implemented in an FPGA configurable logic element 15 1999
RE37195 Programmable switch for FPGA input/output signals 97 2000
6,124,731 Configurable logic element with ability to evaluate wide logic functions 27 2000
6,204,690 FPGA architecture with offset interconnect lines 30 2000
6,323,682 FPGA architecture with wide function multiplexers 36 2000
6,297,665 FPGA architecture with dual-port deep look-up table RAMS 35 2000
6,288,568 FPGA architecture with deep look-up table RAMs 37 2000
6,262,597 FIFO in FPGA having logic elements that include cascadable shift registers 17 2000
6,346,824 Dedicated function fabric for use in field programmable gate arrays 147 2000
6,721,840 Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory 20 2000
6,288,570 Logic structure and circuit for fast carry 44 2000
6,724,810 Method and apparatus for de-spreading spread spectrum signals 15 2000
6,292,022 Interconnect structure for a programmable logic device 21 2001
6,384,627 Logic block used as dynamically configurable logic function 14 2001
6,388,466 FPGA logic element with variable-length shift register capability 21 2001
6,381,732 FPGA customizable to accept selected macros 121 2001
6,448,808 Interconnect structure for a programmable logic device 103 2001
7,162,644 Methods and circuits for protecting proprietary configuration data for programmable logic devices 25 2002
6,996,713 Method and apparatus for protecting proprietary decryption keys for programmable logic devices 21 2002
7,134,025 Methods and circuits for preventing the overwriting of memory frames in programmable logic devices 14 2002
7,389,429 Self-erasing memory for protecting decryption keys and proprietary configuration data 7 2002
7,373,668 Methods and circuits for protecting proprietary configuration data for programmable logic devices 18 2002
7,366,306 Programmable logic device that supports secure and non-secure modes of decryption-key access 16 2002
7,219,237 Read- and write-access control circuits for decryption-key memories on programmable logic devices 17 2002
7,200,235 Error-checking and correcting decryption-key memory for programmable logic devices 47 2002
6,920,551 Configurable processor system 1 2004
7,358,762 Parallel interface for configuring programmable devices 6 2005
7,301,822 Multi-boot configuration of programmable devices 7 2005
7,576,561 Device and method of configuring a device having programmable logic 1 2007
 
ALTERA CORPORATION (36)
5,894,228 Tristate structures for programmable logic devices 55 1996
6,037,829 Look-up table using multi-level decode 6 1996
6,049,223 Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory 60 1996
5,815,024 Look-up table using multi-level decode 2 1997
6,034,540 Programmable logic integrated circuit architecture incorporating a lonely register 10 1997
5,977,791 Embedded memory block with FIFO mode for programmable logic device 55 1997
6,249,143 Programmable logic array integrated circuit with distributed random access memory array 24 1998
6,134,166 Programmable logic array integrated circuit incorporating a first-in first-out memory 39 1998
6,467,017 Programmable logic device having embedded dual-port random access memory configurable as single-port memory 39 1998
6,023,439 Programmable logic array integrated circuits 4 1998
6,018,490 Programmable logic array integrated circuits 8 1998
6,064,599 Programmable logic array integrated circuits 14 1998
6,134,173 Programmable logic array integrated circuits 59 1998
6,218,860 Programmable logic array integrated circuit incorporating a first-in first-out memory 14 1999
6,242,946 Embedded memory block with FIFO mode for programmable logic device 5 1999
6,351,152 Look-up table using multi-level decode 6 1999
6,275,065 Programmable logic integrated circuit architecture incorporating a lonely register 51 2000
6,340,897 Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory 26 2000
6,262,933 High speed programmable address decoder 7 2000
6,486,702 Embedded memory blocks for programmable logic 10 2000
6,356,110 Multifunction memory array in a programmable logic device 14 2000
6,857,043 Shift register implementations of first-in/first-out memories utilizing a double increment gray code counter 5 2001
6,462,577 Configurable memory structures in a programmable logic device 56 2001
6,411,124 Programmable logic device logic modules with shift register capabilities 14 2001
6,459,303 High speed programmable address decoder 1 2001
6,882,177 Tristate structures for programmable logic devices 1 2001
6,720,796 Multiple size memories in a programmable logic device 3 2002
6,593,772 Embedded memory blocks for programmable logic 6 2002
7,111,110 Versatile RAM for programmable logic device 10 2002
6,897,679 Programmable logic array integrated circuits 17 2003
6,759,870 Programmable logic array integrated circuits 1 2003
7,084,665 Distributed random access memory in a programmable logic device 7 2004
7,391,236 Distributed memory in field-programmable gate array integrated circuit devices 5 2005
7,304,499 Distributed random access memory in a programmable logic device 1 2006
7,480,763 Versatile RAM for a programmable logic device 0 2006
7,656,191 Distributed memory in field-programmable gate array integrated circuit devices 2 2008
 
YAKIMISHU CO. LTD., LLC (35)
7,042,756 Configurable storage device 3 2003
7,129,744 Programmable interconnect structures 6 2003
7,030,651 Programmable structured arrays 69 2003
7,019,557 Look-up table based logic macro-cells 46 2003
7,176,713 Integrated circuits with RAM and ROM fabrication options 21 2004
7,205,589 Semiconductor devices fabricated with different processing options 4 2004
7,268,580 Configuration circuits for three dimensional programmable logic devices 17 2004
7,084,666 Programmable interconnect structures 32 2005
7,208,976 Look-up table based logic macro-cells 1 2006
7,253,659 Field programmable structured arrays 17 2006
7,176,716 Look-up table structure with embedded carry logic 4 2006
8,429,585 Three dimensional integrated circuits 0 2006
7,298,641 Configurable storage device 0 2006
7,285,982 Configuration circuits for programmable logic devices 1 2006
7,486,111 Programmable logic devices comprising time multiplexed programmable interconnect 6 2006
7,356,799 Timing exact design conversions from FPGA to ASIC 0 2006
7,323,905 Programmable structured arrays 2 2006
7,239,174 Programmable interconnect structures 3 2006
7,239,175 Look-up table based logic macro-cells 2 2006
7,627,848 Bit stream compatible FPGA to MPGA conversions 1 2006
7,285,984 Look-up table structure with embedded carry logic 1 2007
7,265,577 Integrated circuits with RAM and ROM fabrication options 4 2007
7,673,273 MPGA products based on a prototype FPGA 7 2007
7,759,705 Semiconductor devices fabricated with different processing options 1 2007
7,362,133 Three dimensional integrated circuits 4 2007
7,812,458 Pad invariant FPGA and ASIC devices 2 2007
7,489,164 Multi-port memory devices 0 2007
7,466,163 Look-up table structure with embedded carry logic 1 2007
7,602,213 Using programmable latch to implement logic 0 2007
8,274,309 Programmable structured arrays 0 2008
7,679,399 Programmable interconnect structures 1 2008
7,538,575 Three dimensional integrated circuits 0 2008
7,573,293 Programmable logic based latches and shift registers 0 2008
7,573,294 Programmable logic based latches and shift registers 1 2008
7,635,988 Multi-port thin-film memory devices 1 2008
 
RICHTER, THOMAS, MR. (24)
7,595,659 Logic cell array and bus system 26 2001
7,657,877 Method for processing data 24 2002
7,996,827 Method for the translation of programs for reconfigurable architectures 3 2002
7,577,822 Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization 9 2002
8,429,385 Device including a field having function cells and information providing cells controlled by the function cells 0 2002
8,281,108 Reconfigurable general purpose processor having time restricted configurations 0 2003
8,127,061 Bus systems and reconfiguration methods 0 2003
7,657,861 Method and device for processing data 3 2003
8,156,284 Data processing method and device 1 2003
7,565,525 Runtime configurable arithmetic and logic cell 18 2004
7,844,796 Data processing device and method 2 2004
8,301,872 Pipeline configuration protocol and configuration unit communication 0 2005
7,822,881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 2 2005
8,250,503 Hardware definition method including determining whether to implement a function as hardware or software 0 2007
8,156,312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7,840,842 Method for debugging reconfigurable architectures 0 2007
7,650,448 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 24 2008
7,602,214 Reconfigurable sequencer structure 0 2008
8,209,653 Router 0 2008
8,099,618 Methods and devices for treating and processing data 1 2008
8,145,881 Data processing device and method 1 2008
8,069,373 Method for debugging reconfigurable architectures 0 2009
7,822,968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 1 2009
8,058,899 Logic cell array and bus system 1 2009
 
STRETCH, INC. (12)
6,633,181 Multi-scale programmable array 67 1999
7,062,520 Multi-scale programmable array 9 2001
7,590,829 Extension adapter 0 2003
7,000,211 System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources 16 2003
7,373,642 Defining instruction extensions in a standard programming language 8 2003
7,421,561 Instruction set for efficient bit stream and byte stream I/O 0 2003
6,954,845 Reconfigurable instruction set computing 32 2003
7,581,081 Systems and methods for software extensible multi-processing 1 2003
7,613,900 Systems and methods for selecting input/output configuration in an integrated circuit 0 2004
7,284,114 Video processing system with reconfigurable instructions 0 2005
7,418,575 Long instruction word processing with instruction extensions 0 2005
7,610,475 Programmable logic configuration for instruction extensions 0 2005
 
CADENCE DESIGN SYSTEMS, INC. (10)
6,570,404 High-performance programmable logic architecture 9 1997
6,034,857 Input/output buffer with overcurrent protection circuit 5 1997
6,020,760 I/O buffer circuit with pin multiplexing 85 1997
6,011,744 Programmable logic device with multi-port memory 52 1997
6,289,494 Optimized emulation and prototyping architecture 40 1997
6,219,284 Programmable logic device with multi-port memory 2 1999
6,151,258 Programmable logic device with multi-port memory 9 1999
6,285,211 I/O buffer circuit with pin multiplexing 36 1999
6,259,588 Input/output buffer with overcurrent protection circuit 4 1999
6,625,793 Optimized emulation and prototyping architecture 9 2001
 
ACTEL CORPORATION (9)
5,959,466 Field programmable gate array with mask programmed input and output buffers 24 1997
6,150,837 Enhanced field programmable gate array 146 1997
6,362,649 Field programmable gate array with mask programmed input and output buffers 14 1999
7,382,156 Method and apparatus for universal program controlled bus architecture 25 2005
7,409,664 Architecture and interconnect scheme for programmable logic circuits 2 2005
7,646,218 Architecture and interconnect scheme for programmable logic circuits 1 2008
7,830,173 Method and apparatus for universal program controlled bus architecture 2 2009
7,915,918 Method and apparatus for universal program controlled bus architecture 0 2010
8,289,047 Architecture and interconnect scheme for programmable logic circuits 0 2010
 
ATMEL CORPORATION (5)
5,894,565 Field programmable gate array with distributed RAM and increased cell utilization 89 1996
6,026,227 FPGA logic cell internal structure including pair of look-up tables 12 1997
6,014,509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells 106 1997
6,167,559 FPGA structure having main, column and sector clock lines 48 1998
6,292,021 FPGA structure having main, column and sector reset lines 19 2000
 
QUICKTURN DESIGN SYSTEMS, INC. (4)
5,812,414 Method for performing simulation using a hardware logic emulation system 42 1996
5,796,623 Apparatus and method for performing computations with electrically reconfigurable logic devices 33 1996
5,734,581 Method for implementing tri-state nets in a logic emulation system 19 1996
6,882,176 High-performance programmable logic architecture 3 2003
 
VERISITY DESIGN, INC. (4)
6,421,251 Array board interconnect system and method 26 1998
6,134,516 Simulation server system and method 84 1998
6,026,230 Memory simulation system and method 72 1998
6,389,379 Converification system and method 120 1998
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
5,826,006 Method and apparatus for testing the data output system of a memory system 4 1996
6,118,707 Method of operating a field programmable memory array with a field programmable gate array 121 1998
 
LATTICE SEMICONDUCTOR CORPORATION (2)
5,559,450 Field programmable gate array with multi-port RAM 128 1995
5,623,217 Field programmable gate array with write-port enabled memory 8 1996
 
TIER LOGIC (2)
7,446,563 Three dimensional integrated circuits 20 2007
7,795,913 Programmable latch based multiplier 0 2008
 
VERSITY DESIGN, INC. (2)
6,009,256 Simulation/emulation system and method 101 1997
6,321,366 Timing-insensitive glitch-free logic system and method 102 1998
 
VICICIV INC. (2)
7,312,109 Methods for fabricating fuse programmable three dimensional integrated circuits 26 2005
7,336,097 Look-up table structure with embedded carry logic 1 2007
 
EDENDERRY AGGREGATES LTD. (1)
6,239,613 Tristate structures for programmable logic devices 10 1998
 
ELM TECHNOLOGY CORPORATION (1)
7,402,897 Vertical system integration 40 2003
 
ELPIDA MEMORY, INC. (1)
5,539,692 Semiconductor memory and method of setting type 20 1994
 
GOOGLE INC. (1)
7,349,498 Method and system for data and edge detection with correlation tables 1 2002
 
INFINEON TECHNOLOGIES AG (1)
6,263,481 Signal propagation time optimization method for reprogrammable circuit that arranges same number of combinator blocks between each two utilized registers on programmed series 0 1998
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8,230,411 Method for interleaving a program over a plurality of cells 2000
 
QUICKTURN DESIGN (1)
6,011,730 Programmable logic device with multi-port memory 23 1999
 
STRTECH, INC. (1)
8,001,266 Configuring a multi-processor system 1 2004
 
VICICIV (1)
7,332,934 Programmable interconnect structures 0 2006
 
WANG, MAN (1)
7,816,947 Method and apparatus for providing a non-volatile programmable transistor 1 2008
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (11)
7,782,087 Reconfigurable sequencer structure 0 2009
8,312,301 Methods and devices for treating and processing data 0 2009
8,281,265 Method and device for processing data 0 2009
7,899,962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
7,928,763 Multi-core processing system 0 2010
8,312,200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8,195,856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
8,159,265 Memory for metal configurable integrated circuits 0 2010
8,159,266 Metal configurable integrated circuits 0 2010
8,159,268 Interconnect structures for metal configurable integrated circuits 0 2010
8,310,274 Reconfigurable sequencer structure 0 2011