Multilayer polysilicon gate self-align process for VLSI CMOS device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5350698
SERIAL NO

08055567

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A new method of forming a self-aligning polysilicon gate is described. A gate silicon oxide is formed over a silicon substrate. A polysilicon layer is formed over the gate oxide. A native silicon oxide layer is formed over the polysilicon layer. A second polysilicon layer is formed over the native silicon oxide layer. Additional alternating layers of polysilicon and native silicon oxide are formed as desired. The wafer is annealed at between about 800.degree. to 1000.degree. C. This causes, it is believed, the silicon oxide gas from the multiple native silicon oxide layers to be exhausted resulting in the removal of all silicon oxide layers. A polycide layer is formed overlying the multiple polysilicon layers, if desired. Conventional lithography and etching techniques are used to form a gate. Ions are implanted into the substrate to form source/drain regions, using the multilayer gate as a mask. Rapid thermal annealing activates the impurities. A dielectric layer is deposited followed by conventional metallization techniques to complete construction of the integrated circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNITED MICROELECTRONICS CORPORATIONNO 3 LI-HSIN RD II SCIENCE-BASED INDUSTRIAL PARK HSINCHU

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Kun-Luh Chu-Nan, TW 7 207
Hong, Gary Hsin-Chu, TW 225 4214
Huang, Heng-Sheng Taipei, TW 28 479

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation