Multilayer polysilicon gate self-align process for VLSI CMOS device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5350698
SERIAL NO

08055567

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A new method of forming a self-aligning polysilicon gate is described. A gate silicon oxide is formed over a silicon substrate. A polysilicon layer is formed over the gate oxide. A native silicon oxide layer is formed over the polysilicon layer. A second polysilicon layer is formed over the native silicon oxide layer. Additional alternating layers of polysilicon and native silicon oxide are formed as desired. The wafer is annealed at between about 800.degree. to 1000.degree. C. This causes, it is believed, the silicon oxide gas from the multiple native silicon oxide layers to be exhausted resulting in the removal of all silicon oxide layers. A polycide layer is formed overlying the multiple polysilicon layers, if desired. Conventional lithography and etching techniques are used to form a gate. Ions are implanted into the substrate to form source/drain regions, using the multilayer gate as a mask. Rapid thermal annealing activates the impurities. A dielectric layer is deposited followed by conventional metallization techniques to complete construction of the integrated circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
UNITED MICROELECTRONICS CORP.HSINCHU3902

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Kun-Luh Chu-Nan, TW 7 205
Hong, Gary Hsin-Chu, TW 225 4165
Huang, Heng-Sheng Taipei, TW 28 472

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
* 4354309 Method of manufacturing a metal-insulator-semiconductor device utilizing a graded deposition of polycrystalline silicon 48 1980
 
SEIKO EPSON CORPORATION (1)
* 5147814 Method of manufacturing an LDDFET having an inverted-T shaped gate electrode 12 1991
 
AT&T LABS, INC. (1)
* 5147820 Silicide formation on polysilicon 51 1991
 
RENESAS ELECTRONICS AMERICA INC. (1)
* 5093700 Single gate structure with oxide layer therein 17 1991
 
KABUSHIKI KAISHA TOSHIBA (2)
* 4663825 Method of manufacturing semiconductor device 16 1985
* 4697333 Method of manufacturing a semiconductor device using amorphous silicon as a mask 55 1986
 
MOTOROLA, INC. (1)
* 4829024 Method of forming layered polysilicon filled contact by doping sensitive endpoint etching 68 1988
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (3)
* 2003/0189,253 Methods for forming wordlines, transistor gates, and conductive interonnects, and wordline, transistor gate, and conductive interconnect structures 0 2001
* 2005/0156,240 Thin film transistors and semiconductor constructions 0 2004
* 2008/0237,601 TRANSISTORS AND SEMICONDUCTOR CONSTRUCTIONS 2 2008
 
POLARIS INNOVATIONS LIMITED (1)
* 5804499 Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous silicon deposition 32 1996
 
ADVANCED MICRO DEVICES, INC. (1)
* 5851888 Controlled oxide growth and highly selective etchback technique for forming ultra-thin oxide 12 1997
 
CYPRESS SEMICONDUCTOR CORPORATION (2)
* 5981364 Method of forming a silicon gate to produce silicon devices with improved performance 9 1995
* 6153470 Floating gate engineering to improve tunnel oxide reliability for flash memory devices 15 1999
 
U.S. BANK NATIONAL ASSOCIATION (1)
* 2005/0003,598 Low dose super deep source/drain implant 3 2004
 
INTEGRATED DEVICE TECHNOLOGY, INC. (1)
* 6194296 Method for making planarized polycide 4 1995
 
LUCENT TECHNOLOGIES INC. (1)
* 6147388 Polycide gate structure with intermediate barrier 11 1997
 
CHARTERED SEMICONDUCTOR MANUFACTURING PTE. LTD. (1)
* 5767004 Method for forming a low impurity diffusion polysilicon layer 85 1996
 
MICRON TECHNOLOGY, INC. (15)
* 5869360 Method for forming a thin film transistor 4 1996
* 6066517 Method for forming a thin film transistor 1 1998
6797601 Methods for forming wordlines, transistor gates, and conductive interconnects 1 1999
6730584 Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures 7 1999
6812530 Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures 0 2001
* 6611032 Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures 7 2001
* 6767778 Low dose super deep source/drain implant 8 2002
6908803 Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures 5 2003
8120109 Low dose super deep source/drain implant 0 2004
* 7385222 Thin film transistors and semiconductor constructions 3 2004
7452760 Thin film transistors and semiconductor constructions 2 2006
7566907 Thin film transistors and semiconductor constructions 1 2008
7825414 Method of forming a thin film transistor 0 2008
* 2009/0047,776 Method of Forming a Thin Film Transistor 2 2008
* 2009/0302,322 Method of Forming a Thin Film Transistor 0 2009
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
* 5652156 Layered polysilicon deposition method 36 1995
 
GLOBALFOUNDRIES INC. (2)
* 5877057 Method of forming ultra-thin oxides with low temperature oxidation 13 1997
6197647 Method of forming ultra-thin oxides with low temperature oxidation 5 1998
 
NXP USA, INC. (1)
9136360 Methods and structures for charge storage isolation in split-gate memory arrays 1 2014
 
LG Semicon Co., Ltd. (2)
* 5445982 Method of fabricating nonvolatile semiconductor memory device 18 1994
* 5712181 Method for the formation of polycide gate in semiconductor device 26 1995
 
NATIONAL SEMICONDUCTOR CORPORATION (1)
* 5721170 Method of making a high-voltage MOS transistor with increased breakdown voltage 9 1995
 
MONTEREY RESEARCH, LLC (1)
* 6011289 Metal oxide stack for flash memory application 7 1998
 
INTEL CORPORATION (1)
* 5861340 Method of forming a polycide film 41 1996
 
UNITED MICROELECTRONICS CORP. (2)
* 5956590 Process of forming a field effect transistor without spacer mask edge defects 24 1997
* 6114196 Method of fabricating metal-oxide semiconductor transistor 2 1999
 
PS4 LUXCO S.A.R.L. (2)
* 6800543 Semiconductor device having a low-resistance gate electrode 12 2002
* 2003/0170,942 Semiconductor device having a low-resistance gate electrode 3 2002
 
LONGITUDE SEMICONDUCTOR S.A.R.L. (2)
* 7078777 Semiconductor device having a low-resistance gate electrode 0 2004
* 2005/0020,045 Semiconductor device having a low-resistance gate electrode 0 2004
 
Aeroflex Colorado Springs Inc. (1)
* 6008125 Method of eliminating buried contact resistance in integrated circuits 0 1997
 
HYNIX SEMICONDUCTOR INC. (2)
* 7871910 Flash memory device and method of fabricating the same 0 2008
* 2009/0166,709 Flash Memory Device and Method of Fabricating the Same 1 2008
 
VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION (2)
* 5710454 Tungsten silicide polycide gate electrode formed through stacked amorphous silicon (SAS) multi-layer structure. 57 1996
* 6277719 Method for fabricating a low resistance Poly-Si/metal gate 15 1999
 
MAGNACHIP SEMICONDUCTOR, LTD. (1)
* 5817547 Method for fabricating a metal oxide semiconductor field effect transistor having a multi-layered gate electrode 9 1996
 
PROMOS TECHNOLOGIES INC. (2)
* 5908659 Method for reducing the reflectivity of a silicide layer 0 1997
* 6770551 Methods for manufacturing semiconductor and CMOS transistors 2 2002
 
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. (2)
* 5639689 Method for fabricating storage electrode of semiconductor device 54 1994
* 5837600 Method for fabricating a semiconductor device 2 1996
 
CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC. (1)
* 5441904 Method for forming a two-layered polysilicon gate electrode in a semiconductor device using grain boundaries 69 1994
* Cited By Examiner