Planar isolation technique for integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5373180
SERIAL NO

08121082

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Through the use of a specifically configured buried dielectric region, devices with strict design rules, e.g., design rules of 0.9 micrometers and less, are significantly improved. In particular, the recessed dielectric region, e.g., field oxide, separating device areas in an integrated circuit, either has a buried conducting shield surrounding the periphery of the oxide or has a configuration such that the upper surface of the dielectric is no more than 20 nm below the upper surface of the silicon forming the device active region. By insuring a suitable configuration, parasitic capacitance resulting in slower operation is considerably reduced while leakage currents are maintained at an acceptable level.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • AGERE SYSTEMS INC.;BELL TELEPHONE LABORATORIES, INCORPORATED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hillenius, Steven J Summit, NJ 6 127
Lynch, William T Summit, NJ 34 1358
Manchanda, Lalita New Providence, NJ 10 779
Pinto, Mark R Morristown, NJ 5 49
Vaidya, Sheila Watchung, NJ 13 309

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation