Method and apparatus for limiting pin driver offset voltages

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5377202
SERIAL NO

08056097

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A test equipment pin driver having a main output channel including a pulse forming circuit, a buffer and an output amplifier connected in series. The pulse forming circuit provides pulses that are timed to a data input signal, and the buffer passes the pulses to the amplifier which produces driver pulses adapted to be transmitted to a device under test. The high and low voltage levels of the driver pulses are made substantially the same as programmed high and low voltages by providing scaled replicas of the buffer and amplifier, and using closed loop compensation to accurately drive the replica outputs to the high and low programmed voltages, respectively. The replicas mirror the DC performance of the buffer and amplifier of the main output channel, and clamping voltages are provided from the closed loops to enable operation of the main output channel in a manner that produces driver pulses with the programmed high and low voltage levels.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FAIRCHILD SEMICONDUCTOR333 WESTERN AVENUE SOUTH PORTLAND ME 04106

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bryson, Stephen W Cupertino, CA 17 434
Kondo, Alan T Cupertino, CA 3 115
Lee, Don N San Jose, CA 4 220

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation