Copyback memory system and cache memory controller which permits access while error recovery operations are performed

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5381544
SERIAL NO

07822110

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cache memory system for controlling a cache memory. The cache memory system is connected to a central processing unit and a main memory and the cache memory system is controlled to operate in a copyback operation mode. The cache memory system includes the cache memory which operates as cache memory to the central processing unit and a control circuit, responsive to detection of an error in the cache memory, for suspending an updating operation of an entry in the cache memory in which the error was detected, controlling access to valid entries in the cache memory, and causing the cache memory to operate as cache memory only when access from the central processing unit hits the valid entries of the cache memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6-6 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 1008280 ?1008280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aburano, Ichiharu Hitachi, JP 20 276
Kobayashi, Kazushi Ebina, JP 37 434
Okazawa, Koichi Tokyo, JP 58 930

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation