Minimizing the likelihood of slip between the instant a candidate for a break event is generated and the instant a microprocessor is instructed to perform a break, without missing breakpoints

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5383192
SERIAL NO

07996036

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An in-circuit emulator on an integrated circuit chip having an input pin for externally triggering on-chip break mechanisms. A break logic having an arm input is connected to an instruction pointer counter (IP counter). The break logic matches the IP counter to an instruction execution address. A counter is provided that once started runs a period of time and then shuts itself off, the length of the period of time being equal to the amount of time it takes for the break logic to arm after assertion of the arm input. A break logic control is connected to the input pin activates the arm input in response to signals on the input pin. The break logic control also starts the counter. The break logic control includes means connected to the arm input, to the counter, to the match output, and to the abrupt break input, operative upon the condition that the match output is asserted during the period of time, to inhibit the assertion of the arm input by the break logic control and asserts the abrupt break input to the abrupt break logic.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alexander, James W Hillsboro, OR 38 763

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation