Method of making a combined semiconductor device and inductor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5384274
SERIAL NO

08241946

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of making a semiconductor device having formed thereon an inductor comprises a silicon substrate. A cut out region is obtained by removing a part of the silicon substrate in a hollow shape which may be a hollow cavity or a hollow cavity with an insulating material having a low complex permittivity such as silicon oxide buried therein. An insulator layer is formed on the cut out region and on the periphery thereof. A connection layer serves as one of the leads of the inductor and is formed using an electric conductive material such as a metal or doped polycrystalline silicon. A contact hole is provided in the interlayer insulation layer. A connection layer serves as an inductor and the other lead of the inductor, which is formed using an electric conductive material such as a metal. A protective insulator layer is also provided on the top of the structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NIPPON PRECISION CIRCUITS INC15-6 NIHOMBASHI-KABUTOCHO CHUO-KU TOKYO 103-0026

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanehachi, Kaoru Tokyo, JP 4 67

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation