Self-timed data pipeline apparatus using asynchronous stages having toggle flip-flops

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5386585
SERIAL NO

08154639

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A self-timed data pipeline comprised of a plurality of pipeline stages, each one incorporating at least one data latch coupled to selectively configured combinational logic is disclosed. The combinational logic is selectively configured to suit the demands of the particular data pipeline, and provides clocking to the at least one data latch in the pipeline stage. A self-timed data pipeline is thereby readily and inexpensively constructed with combinational logic and logic elements available in commodity application specific integrated circuits. The pipeline stages in the self-timed data pipeline advantageously communicate and pass data in an asynchronous fashion through the use of READY and ACKNOWLEDGE signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONSANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Traylor, Roger L Hillsboro, OR 2 105

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation