Multi-threaded microprocessor architecture utilizing static interleaving

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5404469
SERIAL NO

07840903

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A static interleaving technique solves the problem of resource contention in a very long instruction word multi-threaded microprocessor architecture. In the static interleaving technique, each function unit in the processor is allocated for the execution of an instruction from a particular thread in a fixed predetermined time slot in a repeating pattern of predetermined time slots. The fixed predetermined pattern of time slots represents the resource constraints imposed on the hardware to resolve the contention for computing resources among the instruction threads. The strategy of resource allocation is exposed to a parallel compiler which organizes a sequence of instructions into the horizontal instruction words which form each thread so as to maintain the data dependencies among the instructions and to take into account the fixed predetermined allocation of hardware resources.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE A CORP OF THE REPUBLIC OF CHINA195 SEC 4 CHUNG HSING ROAD CHUTUNG HSINCHU R O C 31015

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chung, Jin-Chin Hsinchu, TW 4 406
Wu, Chuan-Lin Austin, TX 3 195

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation